Data Demands Drive Co-Packaged Silicon and Optics for Switch Fabrics
By Nitin Dahad, EETimes
March 12, 2020
When we talk about having billions of connected devices, that also means massive growth in data, as well as data centers with increased performance and network bandwidth to process that data. Modern data center switches rely on pluggable optics installed in the switch faceplate that are connected to switch serializer/deserializer (SerDes) ports using an electrical trace.
But as data center switch bandwidth grows to meet demand, connecting the SerDes to pluggable optics electrically will become more complex and require more power. This is likely to present bandwidth scalability challenges in terms of density, cost, and power; challenges that require tighter integration of optics and networking silicon.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- Lightmatter and GUC Partner to Produce Co-Packaged Optics (CPO) Solutions for AI Hyperscalers
- Omni Design Technologies Advances 200G-Class Co-Packaged Optics IP Portfolio for Next-Generation AI Infrastructure
- ZeroRISC and Leading Research Institutions Deliver Production-Grade Post-Quantum Cryptography for Open Silicon
- Modelware Announces Availability of CSIX-NPSI SmartBridge™ for Interoperability of Network Processors and Switch Fabrics
Latest News
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release
- IC Manage Advances GDP-AI for Custom IC Design with Virtuoso
- Announcing Arm Performix: Empowering developers with scalable performance for the age of AI agents