Chiplet Ecosystem Slowly Picks up Steam
By Dylan McGrath, EETimes
June 18, 2019
SANTA CLARA, Calif. — Momentum continues to coalesce slowly around the creation of an open chiplet ecosystem, enabling the heterogeneous integration of chiplets from multiple vendors in a system-in-package.
Chiplets represent one of several efforts to compensate for slowing performance gains through brute force scaling; it's the slowing of Moore's Law. While individual chip companies including Intel, Marvell, and startup zGlue — as well as system companies such as Cisco — have had some success in creating their own chiplet ecosystems, efforts to date have relied on proprietary multi-chip interfaces.
The development of an industry-wide open chiplet ecosystem that would allow designers to assemble "best of breed" chips incorporating components from multiple vendors requires not only standard open interfaces but also technology advancements in areas such as wafer testing and thermal management and the creation of new business models.
To read the full article, click here
Related Semiconductor IP
- UCIe IP Core
- GDDR6 Controller
- PCIe Gen 6 IP Core
- Protocol-Neutral Custom Fabric
- Configurable Cache Coherent Fabric IP
Related News
- Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
- Chiplet interconnect pioneer Eliyan gains additional financial backing from AI chip ecosystem with strategic investment from VentureTech Alliance
- Eliyan Ports Industry’s Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Alphawave Semi Taped-Out Industry Leading 64Gbps UCIe™ IP on TSMC 3nm for the IP Ecosystem, Unleashing Next Generation of AI Chiplet Connectivity
Latest News
- Comcores and AVANT Technology Partner to Expand Ethernet IP Opportunities in China and Taiwan
- GUC Monthly Sales Report – August 2026
- UMC Reports Sales for August 2026
- proteanTecs and MegaChips Collaborate to Bring Health and Performance Management Solutions to Next-Generation LSI Designs
- FortifyIQ Announces CAVP‑Validated ML‑DSA Verification Library for Post‑Quantum Secure Boot