CHIPIDEA Announces Silicon Validation of a Very Compact 90nm 10-bit /105MHz ADC
July 12, 2005
-- CHIPIDEA, listed by Gartner Inc. as the world leading Analog and Mixed-Signal IP player, announces silicon validation of the CI3514hm, a very compact 90nm 10-bit/105MHz ADC, with very low power dissipation and power-down modes for standby operation. This new state-of-the-art IP Core enhances Chipidea´s IP portfolio in 90nm CMOS processes and continues the accelerated silicon validation program started in 2004.
Click here, for more information
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- ChipIdea announces the silicon validation of CI3350hf, a Dual 8 Bit 105MHz Pipeline ADC
- CHIPIDEA extends its 90nm CMOS portfolio with a Low Power and Very Compact 1GHz ADC for Blu-ray and UWB systems
- ChipIdea announces the silicon validation of CI3261Ba, a dual 12-bit 50MS/s pipeline ADC
- Chipidea extends its IP Portfolio for Video applications with a new very compact 210MHz Analog Front-End (AFE) in 0.13um CMOS technology
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools