ChipIdea announces the silicon validation of CI3261Ba, a dual 12-bit 50MS/s pipeline ADC
ChipIdea Microelectrónica, S.A., a leading analog and mixed-signal IP and SOC solutions provider, announces the silicon validation of CI3261Ba - a dual 12-bit 50MS/s pipeline ADC in a compact footprint (3.96mm2) that features competitive power dissipation (180mW) and dynamic performance suitable for emerging Broadband Communications (e.g. Multi-Antenna WiFi) as well as Imaging and Instrumentation Applications.
The dual ADC is designed in 0.25um, 1P3M, MiM, 2.5V CMOS technology and includes internally generated references. Operated at 50MS/s, it exhibits 0.3 LSB DNL, 1 LSB INL, 69 dB SNR and –78 dB THD leading to a global performance of 11.1 effective bits (ENOB).
For details, please visit
http://www.chipidea.com/website_45c/ciflash/2004_4/flashnews200404.html
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- ChipIdea announces the silicon validation of CI3350hf, a Dual 8 Bit 105MHz Pipeline ADC
- CHIPIDEA Announces Silicon Validation of a Very Compact 90nm 10-bit /105MHz ADC
- Chipidea Microelectronics SA has again successfully qualified a Dual mode UMTs/GSM Baseband AFE-CI7185oa
- ChipIdea announces the availability of an IP Demonstration board for Dual Mode UMTS/GSM Baseband AFE
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers