Cadence Wins Two TSMC Partner of the Year Awards for Soft IP and 16FF+ Solutions
SAN JOSE, Calif. , 09 Oct 2014 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that it has won two TSMC Partner of the Year awards during the TSMC Open Innovation Platform® (OIP) Ecosystem Forum. Cadence was presented with awards for both Soft IP and joint development of 16nm FinFET Plus (16FF+) design infrastructure.
TSMC determined the Soft IP award winner based on customer feedback, portfolio breadth, and strong technical support capabilities. The Cadence IP portfolio offers an extensive range of widely used protocols including DDR, PCIe, USB, Ethernet and HDMI.
The award for joint development of 16FF+ design infrastructure was given based on the early, in-depth collaboration between TSMC and Cadence on FinFET enablement and the development of this latest advanced node technology for next generation System-on-Chip (SoC) designs. Cadence tools certified for 16FF+ include Encounter® Digital Implementation System, Tempus™ Timing Signoff Solution, Voltus™ IC Power Integrity Solution, Quantus™ QRC Extraction Solution, Virtuoso® custom design platform, Spectre® simulation platform, Physical Verification System, Litho Physical Analyzer and CMP Predictor.
“We presented the awards to Cadence based on the quality results delivered through its Soft IP and 16FF+ solutions,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “Cadence has demonstrated its commitment to working closely with us to bring the highest quality design capabilities to IC designers around the world, and we look forward to continuing our partnership in the years to come.”
“Cadence IP and tools enable customers to address their power, performance and area requirements so they can deliver the best quality designs within tight market windows,” said Dr. Chi-Ping Hsu, senior vice president, chief strategy officer, EDA and chief of staff to the CEO at Cadence. “The award recognition from TSMC reflects our long-standing relationship and further demonstrates our ongoing commitment to delivering a strong IP portfolio and advanced node technology for next generation SoC designs. We’ve already begun working with TSMC on the 10nm certification process, and our tight collaboration continues to drive EDA innovation forward.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- Alphawave Semi Achieves 2025 TSMC OIP Partner of the Year Award for High-Speed SerDes IP
- Alphawave Semi Wins Fifth Consecutive TSMC OIP Ecosystem Forum Partner of the Year Award
- eMemory Recognized with 16th TSMC Open Innovation Platform® (OIP) Partner of the Year Award
- Silicon Creations Receives 9th Consecutive TSMC OIP Partner of the Year Award for Mixed Signal IP
Latest News
- SOC-E successfully showcases Time-Sensitive Networking (TSN) application for NGWS/FCAS Remote Carrier (Pillar 3)
- Xiphera Strengthens Its Presence in Japan with the Appointment of Yasuhiro Okumura as Country Manager
- TES offers a new DC-DC Split-Pi Boost-Buck Converter IP in X-FAB XT018-0.18µm BCD-on-SOI CMOS
- Floadia Releases High-Performance Automotive Embedded Flash IP on Leading Foundry’s 90BCD Platform
- Real Intent Meridian CDC with Microarchitectural Analysis (MA) Transforms Clock Domain Crossing Sign-Off