Brazil design team joins IP silicon club
(12/07/2006 7:07 PM EST)
GRENOBLE, France
— Brazil has joined the global silicon IP club by fielding an award-winning, first-pass MPEG-4 processor IP core that is one of the most complex VLSI designs ever developed in Brazil, a development destined to put South America on the world's growing list of system-on-chip IP providers.
A multi-university Brazilian design engineering team behind the IP silicon core worked under the auspices of Brazil's Ministry of Science and Technology. It took top honors and the "Best IP/SOC 2006 Design Award" in the university category at the annual IP-SOC Design Conference and Exhibition held here this week. The title of the winning paper was "Silicon Validated IP Cores Designed by the Brazil-IP Network" by authors by Ana Karina Rocha, Patricia Lira, Yang Yun Ju, Elmar Melcher, and Edna Barros.
The award recognized first-silicon success for an MPEG-4 IP core and other silicon IP in a system implementation designed using a unique VLSI design flow called ipPROSESS and a novel design methodology incorporating a VeriSC verification process.
To read the full article, click here
Related Semiconductor IP
- MPEG4 ENCODER IIP
- MPEG4 DECODER IIP
- Video Encoder/Decoder -- MPEG-4 (ISO/IEC 14496-2) and JPEG (ISO/IEC 10918-1); UMC 0.13um HS/FSG
- Video codec - AVC, MVC, MPEG-4, VC-1, MPEG-2, H.263, AVS Jizhun, AVS+ Guangdian, On2 VP8, Sorenson Spark, Theora
- MPEG4 Codec
Related News
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- Aion Silicon Joins Intel Foundry Accelerator Value Chain Alliance to Design and Deliver Best-in-Class ASIC and SOC Solutions
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Credo Joins Arm Total Design to Accelerate the Development of Custom Silicon for AI Data Centers
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms