Webinar Alert: Avoid Design Bottlenecks in High-Speed NAND Flash Applications
Woodcliff Lake, NJ, November 29, 2011 -- Eager to deploy ONFI-3 NAND Flash memory devices? Already developing systems with USB 3.0, SATA-3, or Thunderbolt high-speed interfaces?
Then consider spending 45 minutes with Evatronix and CAST to make sure your NAND Flash application achieves its maximum possible data rate.
Wednesday, November 30, 1:00 pm EST
How to Achieve the Highest NAND Flash Application Data Rate
register: http://bit.ly/cast-NANDflash-webinar
The brief presentation will be followed by a live Q&A session, so bring your toughest NAND Flash application challenges to discuss. You might also see in advance how our 6th-generation NAND Flash Controller IP Core can help with those challenges; give us a call or visit our website to learn more.
Meredith Lucky: +1 201.8300 ext. 221
http://bit.ly/cast-NANDflash-core
Related Semiconductor IP
- Memory Controller IP, NAND Flash memory Host controller, Soft IP
- Flash Memory Controller IP, Support NAND type Flash memory of 8MB - 2 GB, 24 ECC bits per 512 bytes, Soft IP
- Flash Memory Controller IP, Support page sizes of 512, 2K, 4K, 8K and 16K bytes NAND Flash memory, 74bit ECC correction (512 or 1K bytes sectors), Soft IP
Related News
- Phison Licenses Tensilica's Dataplane Processor (DPU) for NAND Flash Memory Controllers and SSD Applications
- January DRAM, NAND Flash Sales Point to Promising Year
- Arasan Chip Systems Announces Availability of ONFI 3.2 NAND Flash Controller IP & PHY Solution
- eASIC Joins Open NAND Flash Interface (ONFI) Working Group
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer