Atomic Rules Becomes a Community Member of the Open Core Protocol International Partnership
AUBURN, NH - January 5, 2009 - Atomic Rules LLC announced today that it has joined the Open Core Protocol International Partnership (OCP-IP) as a community member, to actively participate in the implementation and evolution of the standard.
"There are many tough challenges in building complex digital systems, naming the signals that interconnect IP cores should not be one of them", said Shep Siegel, CTO of Atomic Rules.
By joining OCP-IP, Atomic Rules hopes to elevate conventional RTLs, which can be plagued by weakly-defined implicit assumptions; to the less error-prone, correct-by-construction, standard calling conventions of Bluespec SystemVerilog (BSV).
Atomic Rules LLC is a New Hampshire based consultancy that provides strategic capabilities for reconfigurable computing.
www.atomicrules.com
"There are many tough challenges in building complex digital systems, naming the signals that interconnect IP cores should not be one of them", said Shep Siegel, CTO of Atomic Rules.
By joining OCP-IP, Atomic Rules hopes to elevate conventional RTLs, which can be plagued by weakly-defined implicit assumptions; to the less error-prone, correct-by-construction, standard calling conventions of Bluespec SystemVerilog (BSV).
Atomic Rules LLC is a New Hampshire based consultancy that provides strategic capabilities for reconfigurable computing.
www.atomicrules.com
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Atomic Rules Joins the 25 Gigabit Ethernet Consortium
- BittWare and Atomic Rules announce an FPGA-based UDP Offload Engine IP Core for 10/25/50/100 GbE
- Atomic Rules announces DPDK-aware FPGA/GPP data mover
- Atomic Rules launches TimeServo System Timer IP Core for FPGA
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers