ARC International Appoints Bernard Glasauer as Engineering SVP
San Jose, CA, 1 May 2002 -- ARC International (LSE: ARK), a leader in user- customizable processors for communications and consumer products, today announced the appointment of Bernard Glasauer as senior vice president of engineering.
"We are very pleased to have Bernard joining us," said Mike Gulett, president and chief executive of ARC International. "He has both the industry and management experience, and is a welcome addition to ARC's senior management team." Until recently, Glasauer has been operations vice president for GlobespanVirata Corp. of San Jose, CA. He also has been engineering vice president and quality vice president for Cypress Semiconductor, and has held engineering management and operations positions for Samsung and Motorola.
He was graduated from the University of California, Berkeley with a Bachelor of Science degrees in electrical engineering & computer science and materials science engineering. He holds a BA degree in economics from the University of California, Santa Cruz.
About ARC International
ARC International is a leading developer of user-customizable, high-performance 32-bit RISC/DSP processor cores (including ARCtangent™), with integrated development tools, peripherals and software. Its integrated intellectual property solutions assist customers in rapidly developing next generation wireless, networking and consumer electronics products, reducing time to market for system-on-chip products. Products based on ARC's technology include digital still cameras, set-top boxes, and network processors.
ARC International employs over 200 people in research and development, sales, and marketing offices across North America, Europe and Israel, with key offices in Elstree (England) and San Jose (CA, USA). Full details of the company's locations and other information are on the company's web site, www.ARC.com. ARC International is listed on the London Stock Exchange as ARC International plc (LSE:ARK).
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- ARC Provides N-trig with a Multi-Use, Multi-Year License
- ARC Launches "Sound-to-Silicon" Audio IP Solutions For Portable, DTV, Home Theater, and PC/Laptop Consumer Products
- ARC International plc Trading Update
- Zoran Corporation Takes ARC IP Solution License
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms