Arastu Systems announces DFI 4.0 compatible and validated LPDDR4 DRAM Memory Controller
Arastu Systems announces DFI 4.0 compatible and validated LPDDR4 DRAM Memory Controller
April 7th, 2016, San Jose, CA - Arastu Systems, a company that specializes in developing products in the Memory and Networking area, today announced its LPDDR4 DRAM Memory Controller to cater the increasing demand for high performance and low power memories. The design IP supports popular industry standard AHB/AXI, but gives customers the flexibility to customize the design as per their needs.
The controller is designed as per the JEDEC standard JESD209-4A and works seamlessly with partner’s DFI PHY or DFI 4.0 compatible PHY from other vendors. The IP is developed using verilog and supports speeds up to 3200 MTps (MegaTransfers per second) for applications where faster response rates and faster processors are mandatory, in order to achieve optimized end user experience.
The LPDDR4 IP solution also saves power by supporting multiple power saving modes such as Self Refresh Power Down, Deep Power Down, thereby extending the battery life of consumer gadgets. It supports multiple channels and gives privilege to the user to configure and manage each channel independently and also maximizes DRAM bus utilization using Look-Ahead command processing and Bank Management.
The LPDDR4 DRAM controller facilitates secure access to memory thereby assuring protected data transfer mainly for applications such as Advanced Driver Assistance Systems and Infotainment in the automotive industry, where security is the key concern. The core also supports DRAM testing, thereby increasing the system’s reliability.
“DRAM business has always been challenging, the memory requirement for each system is different and to add to that faster computing solution demand faster and better memories” said Umesh Patel, Founder and CEO, Arastu Systems. “Our highly configurable and easily customizable DRAM solution amalgamated with our focused approach and clear vision is helping us cater the market needs.”
For more information on the IP solution, please visit,
http://www.arastusystems.com/products/lpddr4-memory-interface-solutions/memory-controllers-design-ips/lpddr4-controller/
About Arastu Systems:
Arastu Systems is a new age technology company focused at delivering customized IP products and related services in the memory and networking area. The company provides a comprehensive solution with its robust and flexible DRAM products that enable customers to meet their specific memory needs. Moreover, Arastu also offers Ethernet solutions that cater to applications with low latency requirements. Arastu Systems understands the customer’s pain points and therefore believe in forging relationships by providing customized solutions to meet their requirements. The company is based in San Jose, California and also has a design center in Ahmedabad, India. For more information, please visit our website at, www.arastusystems.com.
Additional Resources:
- White Paper: LPDDR4: Now and for Next Generation
- White Paper: Tech Overhaul: An Ode to Faster Memories
- News: ARASTU SYSTEMS launches a Comprehensive Low Power Verification Suite for the LPDDR4 Memory
Related Semiconductor IP
- DDR4 / DDR3/ DDR3L / LPDDR4 Memory Controller IP optimized for low latency
- DDR and LPDDR 5/4/3/2 controllers for low power and high Reliability, Availability and Serviceability (RAS)
- DDR and LPDDR 5/4/3/2 controllers for low power and high Reliability, Availability and Serviceability (RAS) targeting automotive
- DDR4 & LPDDR4 COMBO IO for memory controller PHY, 3200Mbps on TSMC 22nm
- LPDDR4 multiPHY V2 in UMC (28nm)
Related News
- ARASTU SYSTEMS launches a Comprehensive Low Power Verification Suite for the LPDDR4 Memory
- Arastu Systems' DFI 3.1 compatible and validated DDR4 Controller Core for increased system performance and reliability
- Augment your Peripheral slot's performance with the Low Power and High Throughput PCIe 4.0 PHY IP Cores in 12FFC with matching PCIe 4.0 Controller IP Cores
- Mobiveil's PSRAM Controller IP Lets SoC Designers Leverage AP Memory's Xccela x8/x16 250 MHz PSRAM Memory
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options