Analog IP tackles side channel attacks
By Nick Flaherty, eeNews Europe (August 8, 2023)
Protecting against side channel attacks is a critical part of chip design, says Chris Morrison, director of product marketing at Agile Analog in Cambridge.
Researchers recently showed they can jailbreak an electric car using a voltage glitch as a side channel attack to give full access. This uses glitches on the voltage rail to force one or two bits to change to give access to the encryption keys and allowing hackers to potentially reprogramme the car.“Some customers are really switched on, especially those working in aerospace and defence, but with others it varies massively,” Morrison tells eeNews Europe. “So many people are focussed on the data centre and high performance computing chip designs where side channel attacks are not a thing, but we are seeing more and more of it in automotive and the IoT where you have access to the equipment.”
To read the full article, click here
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related News
- Microsemi's SmartFusion2 Secure Boot Solution Addresses Side Channel Analysis Vulnerabilities in Competitors' FPGAs Requiring External Configuration
- First Full-fledged Side Channel Attack on HMAC-SHA-2
- Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture
- Cryptography Research and Actel Announce License Agreement Enhancing Security of Actel FPGAs by Protecting Against Side-Channel Attacks
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices