QualCore Logic successfully validated various Analog IP cores and Special IO's
Sunnyvale, Calif. --November 10, 2009 - QualCore Logic, a leading provider of digital, mixed-signal and analog intellectual property (IP) for system-on-chip (SoC) designs, today announced that it successfully validated various Analog IP cores and Special IO's for US based company - the leading providers of high performance non-volatile solid state drives.
Analog IP cores include Band gap references, Regulators, PLLs and DLLs. Special IOs cover a range of IPs that include SSTL, LVCMOS, SSTL-LVCMOS Combo, MMC, XTAL etc.The IP's are proved in TSMC 90nm and CSM 130nm technologies.
For more details, visit the QualCore Logic website located at: http://www.qualcorelogic.com/.
About QualCore Logic
Founded in 1994, QualCore Logic is a leading provider of digital, mixed-signal and analog intellectual property (IP) for system-on-chip (SoC) designs. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon. It operates design and support centers in Sunnyvale, Calif., and Hyderabad, India, with more than 200 design engineers. Web Site: http://www.qualcorelogic.com/
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related News
- PCI-SIG Completes I/O Virtualization Suite of Specifications
- Certus Semiconductor adopts AI-powered Solido to accelerate IO library, analog IP and ESD development
- Synergy Quantum Unveils Quantum-Safe Silicon IP Cores for RISC-V-Based SoCs
- IP Cores, Inc. Releases LZR4D Terabit-Class Ultralow-Latency Single-Engine LZ4 Decompressor Core
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices