Altera bases 45-nm success on TSMC relationship
Nicolas Mokhoff, EE Times
(10/09/2007 1:51 PM EDT)
NEW YORK — Altera and TSMC are at it again. Altera's next venture into a family of FPGAs that will be produced in the 45-nm process node is riding on the success of its earlier 65-nm successful relationship with foundry TSMC.
Two years ago, Taiwan Semiconductor Manufacturing Co. Ltd. unveiled its 65-nm manufacturing process and FPGA maker Altera and others were taping out 65-nm designs. The first 65-nm process was optimized for low power, followed by a high-speed version. The 65-nm process already included the use of strained silicon and nickel silicide, low-k dielectrics and copper interconnects.
(10/09/2007 1:51 PM EDT)
NEW YORK — Altera and TSMC are at it again. Altera's next venture into a family of FPGAs that will be produced in the 45-nm process node is riding on the success of its earlier 65-nm successful relationship with foundry TSMC.
Two years ago, Taiwan Semiconductor Manufacturing Co. Ltd. unveiled its 65-nm manufacturing process and FPGA maker Altera and others were taping out 65-nm designs. The first 65-nm process was optimized for low power, followed by a high-speed version. The 65-nm process already included the use of strained silicon and nickel silicide, low-k dielectrics and copper interconnects.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Altera Speeds IEC 61508-compliant Designs with Certified 28 nm FPGAs, SoCs, and Toolflows
- Philips Semiconductors and ARM Expand Relationship With Long-Term Licensing Agreement
- ATMOS and MOSAID build on DRAM compiler relationship
- Mentor Graphics and Artisan Components Enter into Strategic Relationship to Deliver Total System-on-Chip IP Solution <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer