Altera announced two IP cores for DSP
IP cores for DSP
By David Larner - Embedded Systems,
March 21, 2001 (12:18 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010321S0020
Altera announced two intellectual property (IP) cores for the digital signal processing (DSP) marketplace for implementation on the company's programmable logic devices (PLDs). These cores are designed for the communications applications. Each signal processing IP core has been rigorously tested and meets the requirements of IEEE and other communications standards setting bodies. One is an infinite impulse response (IIR) structure that has been developed to meet the needs of automatic gain control circuits (AGC), Goertzel algorithm implementation, digital direct synthesis, or cascaded integrated comb (CIC) filters. The IIR order 2 filter, for industrial control applications, can be implemented in Altera's APEX EP20K30E devices
Related Semiconductor IP
- ASA Motion Link PHY
- Configurable CNN accelerator
- RISC-V Display Connectivity Subsystem (DCS)
- AES-GCM - Authenticated Encryption and Decryption
- AES-GCM Authenticated Encryption and Decryption
Related News
- OFC 2019: eSilicon to demonstrate two 7nm IP products, 56G DSP SerDes over a 5-meter Samtec cable assembly and a complete HBM2 PHY subsystem
- Dolphin unveils two break-through DSP and AI digital platforms dedicated to edge computing applications
- Xiphera provides versatility and compact footprint with two new SHA-3 IP cores
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
Latest News
- Sony Semiconductor Solutions and TSMC Enter Preliminary Agreement for Next-Generation Image Sensor Strategic Partnership
- M31 Gains Momentum in Advanced Processes, Targets Double-Digit Growth in 2026
- SCALINX Joins GlobalFoundries GlobalSolutions Ecosystem to Expand High-Speed Data Converter SoC Solutions
- TSMC April 2026 Revenue Report
- UMC Reports Sales for April 2026