Allen Wu on Disrupting $100M Cost of Building Custom AI Chips
Wu’s CoreLab Technology wants to slash development entry-level cost by 75% using RISC-V as a baseline to enable heterogeneous custom AI chips.
By Nitin Dahad, EE Times | March 5, 2026
In a recent interview with EE Times, Allen Wu, founder of CoreLab Technology, explained how he was looking to disrupt the $100 million cost of building your own AI chip, and how RISC-V enabled a path to making compute more affordable, customizable, and open—even if the chip comprises multiple processor architectures, including Arm products, GPUs, and DSPs.
Wu is known for being the face of Arm in China for many years, responsible for sales initially and then president of Arm in Greater China. After his departure from Arm, he started CoreLab Technology, a company focused on developing a custom processor platform and silicon solutions.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- ARM China staff post open letter pledging loyalty to Allen Wu
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Phison Selects Andes RISC-V Cores for its First aiDAPTIV+ AI Solution, Marking a Major Milestone in AI Architecture
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA