Allen Wu on Disrupting $100M Cost of Building Custom AI Chips
Wu’s CoreLab Technology wants to slash development entry-level cost by 75% using RISC-V as a baseline to enable heterogeneous custom AI chips.
By Nitin Dahad, EE Times | March 5, 2026
In a recent interview with EE Times, Allen Wu, founder of CoreLab Technology, explained how he was looking to disrupt the $100 million cost of building your own AI chip, and how RISC-V enabled a path to making compute more affordable, customizable, and open—even if the chip comprises multiple processor architectures, including Arm products, GPUs, and DSPs.
Wu is known for being the face of Arm in China for many years, responsible for sales initially and then president of Arm in Greater China. After his departure from Arm, he started CoreLab Technology, a company focused on developing a custom processor platform and silicon solutions.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- ARM China staff post open letter pledging loyalty to Allen Wu
- Quadric, Inference Engine for On-Device AI Chips, Raises $30M Series C as Design Wins Accelerate Across Edge
- SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink™ Fusion
- Ethernovia Raises Over $90 Million Series B to Scale Leading-Edge Autonomy and Physical AI Networking Chips
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles