Allen Wu on Disrupting $100M Cost of Building Custom AI Chips
Wu’s CoreLab Technology wants to slash development entry-level cost by 75% using RISC-V as a baseline to enable heterogeneous custom AI chips.
By Nitin Dahad, EE Times | March 5, 2026
In a recent interview with EE Times, Allen Wu, founder of CoreLab Technology, explained how he was looking to disrupt the $100 million cost of building your own AI chip, and how RISC-V enabled a path to making compute more affordable, customizable, and open—even if the chip comprises multiple processor architectures, including Arm products, GPUs, and DSPs.
Wu is known for being the face of Arm in China for many years, responsible for sales initially and then president of Arm in Greater China. After his departure from Arm, he started CoreLab Technology, a company focused on developing a custom processor platform and silicon solutions.
To read the full article, click here
Related Semiconductor IP
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
Related News
- ARM China staff post open letter pledging loyalty to Allen Wu
- Cassia.ai Achieves Breakthrough in AI Accelerator Technology with Successful Tapeout of two Test Chips
- MIPS S8200 Delivers Software-First RISC-V NPU To Enable Physical AI at the Autonomous Edge
- Quadric, Inference Engine for On-Device AI Chips, Raises $30M Series C as Design Wins Accelerate Across Edge
Latest News
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release
- IC Manage Advances GDP-AI for Custom IC Design with Virtuoso