AI Must Be Secured at the Silicon Level
Hardware-enabled security is essential to maintaining the integrity of valuable AI workloads.
By Gary Hilson, EETimes (January 23, 2023)
The idea of baking security into an application isn’t new in the software world, nor are security features in semiconductor technologies, such as memory. But the value of data, particularly in artificial-intelligence (AI) workloads, means hardware-enabled security is getting more attention.
Many networking and memory technologies have built-in security features — the “S” in SD card stands for secure, and SSDs have long had the ability to encrypt data. The key challenges for enabling hardware-level security features, however, are educating users on how to implement them and ensuring that security doesn’t hinder performance of the device and the overall system.
Although hardware-enabled security has been around for a while, securing AI workloads is a relatively new concept, said Carl Shaw, safety and security architect at Codasip, a company that focuses on processor design automation and RISC-V processor IP.
To read the full article, click here
Related Semiconductor IP
- UCIe IP Core
- GDDR6 Controller
- PCIe Gen 6 IP Core
- Protocol-Neutral Custom Fabric
- Configurable Cache Coherent Fabric IP
Related News
- Global Unichip Corp (GUC) showcases VSORA’s Jotunn8 AI inference processor at the TSMC Europe Technology Symposium
- Kandou AI Demonstrates Revolutionary 260 Gbps Tigerwing™ Chip-to-Chip Interface in Silicon at 2026 TSMC Europe Technology Symposium
- Designing PAs at the Speed of AI: Falcomm Introduces GaNdalph.ai using GF RFGaN1 at IMS 2026
- Moores Lab AI Announces CoverageAgent™; To Unveil Roadmap for Agentic Silicon Engineering Product Ecosystem at DAC 2026
Latest News
- Comcores and AVANT Technology Partner to Expand Ethernet IP Opportunities in China and Taiwan
- GUC Monthly Sales Report – August 2026
- UMC Reports Sales for August 2026
- proteanTecs and MegaChips Collaborate to Bring Health and Performance Management Solutions to Next-Generation LSI Designs
- FortifyIQ Announces CAVP‑Validated ML‑DSA Verification Library for Post‑Quantum Secure Boot