AI Must Be Secured at the Silicon Level
Hardware-enabled security is essential to maintaining the integrity of valuable AI workloads.
By Gary Hilson, EETimes (January 23, 2023)
The idea of baking security into an application isn’t new in the software world, nor are security features in semiconductor technologies, such as memory. But the value of data, particularly in artificial-intelligence (AI) workloads, means hardware-enabled security is getting more attention.
Many networking and memory technologies have built-in security features — the “S” in SD card stands for secure, and SSDs have long had the ability to encrypt data. The key challenges for enabling hardware-level security features, however, are educating users on how to implement them and ensuring that security doesn’t hinder performance of the device and the overall system.
Although hardware-enabled security has been around for a while, securing AI workloads is a relatively new concept, said Carl Shaw, safety and security architect at Codasip, a company that focuses on processor design automation and RISC-V processor IP.
To read the full article, click here
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related News
- PUFsecurity’s PUFrt Anchors the Security of Silicon Labs’ SoC to Achieve the Industry’s First PSA Certified Level 4
- RaiderChip showcases the evolution of its local Generative AI processor at ISE 2026
- MIPI Specifications for Embedded Audio, Ambient AI, Smart Camera, IoT and Medical to be Featured at 2026 embedded world Exhibition & Conference
- Menta Delivers Off-the-Shelf Embedded FPGA IP Cores that Enable a New Level of Flexibility to be built into Complex SOCs
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles