Agilent: New SOC Tester Starts at $1,500 per Pin
Agilent: New SOC Tester Starts at $1,500 per Pin
Palo Alto, CA - September 27, 2000--Agilent Technologies, Inc. introduced a new model into its 93000 SOC Series Test System family, featuring full compatibility with the existing SOC test series at the price of $1,500 per pin.
"We are offering yet another scalable model to reduce cost of test in response to those companies that are concerned about the economies of test," said John Scruggs, senior vice-president and general manager of Agilent's Automated Test Group. "At $1,500 per pin, the C200e carries a radically low price point and boasts the lowest capital cost of any platform SOC test system on the market, yet can still expand to meet a manufacturer's evolving needs."
Along with the C200e, Agilent will release the new C400e. Like the C200e, the C400e is compatible with existing models, offers increased capabilities and excels at testing high-complexity and high-speed devices including PC graphics, high-end DSPs, high-speed chipsets and ASICs. Additionally, the C200e and C400e are well suited for both structural test techniques, such as scan and built-in self-test, and functional testing, the company said.
For more information contact:
Agilent Technologies Inc.
Palo Alto, CA
www.agilent.com
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- Agilent Technologies' breakthrough SerDes IP semiconductor core enables integration of 150 channels per chip
- Jennic purchases state-of-the-art Agilent RF IC tester for on-site product validation and test development
- Shipments of total OpenGL ES enabled GPUs to hit 1 billion units per year by 2014, says Imagination
- ARM, Softbank and 1,500 Engineers
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA