Agere licenses BIST technology from LogicVision to reduce test costs
Agere licenses BIST technology from LogicVision to reduce test costs
By Semiconductor Business News
June 4, 2002 (5:52 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020604S0052
SAN JOSE -- LogicVision Inc. today announced that Agere Systems Inc. has licensed its built-in-self-test (BIST) technology for use in its chip lines. Under the agreement, Agere will use LogicVision's Embedded Test 4.0 for its hierarchical test design, debug and seamless integrated manufacturing test infrastructure. LogicVision's embedded test solution allows integrated circuit designers to embed test functionality into a semiconductor design. As part of the multi-year agreement, Agere will deploy Embedded Test 4.0 to its design groups, delivering time-to-market value by reducing design-for-test implementation and verification time.
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- LogicVision calls on 'ET' 4.0 to lower test costs for SoCs
- Q-Star Test nv joins LogicVision Ready™ partner program to help further reduce test costs and enhance yield
- LogicVision Introduces Fastest Silicon Debug Saving Development Time and Resource Costs
- Agere Systems Announces Platform for Wireless Equipment that can Shave More Than $25 Million in Software Costs
Latest News
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release
- IC Manage Advances GDP-AI for Custom IC Design with Virtuoso