Advantest's new system-on-chip tester handles fast MPUs, mixed-signal ICs too
Advantest's new system-on-chip tester handles fast MPUs, mixed-signal ICs too
By Semiconductor Business News
July 9, 2001 (5:04 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010709S0016
SANTA CLARA, Calif. -- Advantest America Inc. here today rolled out a new high-end tester that is designed to handle the world's fastest and most complex processors, system-on-a-chip (SoC) products, and mixed-signal devices, according to the company. Advantest said its new series of automatic test equipment (ATE), dubbed the T6683 SOC Test System, is ideal for production IC testing or high-end characterization. The T6683 is geared to test or characterize high-speed processors, reportedly including Intel Corp.'s Pentium 4 chips. According to the U.S. subsidiary of Japan's Advantest Corp., the new tester has the speed and edge-placement accuracy for processors supporting Rambus Inc.'s memory interface technology. The T6683 also includes a full suite of analog instruments, enabling the system to support multi-site, mixed-signal testing applications as well, said the company. The system is a 1,024-pin machine, featuring Advantest's "MULT-pin ar chitecture." The company said this ATE architecture, which provides up to 1-GHz at-speed performance, also enables the system to handle three programmable tester channel interface options at each one of the pins. The tester also uses a 2-GHz high-speed clock and a new 256-amp power supply with ultra-low voltage fluctuation. The system's immersion-cooled test head is the smallest in the industry, enabling short signal lengths and easy maneuverability in test applications. Shipments of the T6683 will commence in July of this year. The system will start at $2.4 million.
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble
- Arasan Chip Systems appoints Director of Analog and Mixed Signal
- Microsemi Announces SmartFusion Intelligent Mixed Signal FPGAs Now Available with uClinux
- Microsemi Announces Expanded Industrial Ecosystem for SmartFusion Intelligent Mixed Signal FPGAs
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’