Actel CEO John East comments on the FPGA market metamorphosis
By John East, CEO, Actel Corp.
June 23, 2006 -- pldesignline.com
With the move to each new digital integrated circuit process generation, the industry roars down the same perilous road: "ASIC Deployment Costs Avenue." Inevitably, the sheer magnitude of these costs has made the ASIC option evolve into the purview of the few, available only to companies with the resources, experience, and volumes to justify the astronomical development costs and risks. At the same time, design complexity has also increased. So, ASIC respins have become not only more common, but more costly as well.
Fortunately, over time, field-programmable gate arrays (FPGAs) have grown in capacity, performance, and capability, incorporating more and more of the system functionality and providing desirable flexibility to the system. Naturally, this metamorphosis in the FPGA market has given designers reason to pause and ask: "Can I use an FPGA instead of an ASIC to save time and money?"
Is the one-for-one replacement of FPGA for ASIC akin to driving the wrong way down a one-way street?
We believe the answer is a resounding "No!"
To read the full article, click here
Related Semiconductor IP
- CXS c/d/Lite Verification IP
- USB OTG 2.0 with xHCI Verification IP
- DDR5 RDIMM Verification IP
- FlexRay Verification IP
- UCIe 3.0 Verification IP
Related News
- Dr. John Zhuang Appointed as CEO of Brite Semiconductor
- Composable Data Center Innovator, IntelliProp Names Tech Veteran John Spiers as CEO and President
- CEO Interview: Sammy Cheung: Filling the General-Purpose FPGA Void
- New MIPS CEO Sameer Wasson to Drive Company's RISC-V Market Penetration and Innovation
Latest News
- ForwardEdge ASIC Announces UCIe 3.0 IP Solution to Accelerate Next-Generation Chiplet-Based ASIC Innovation
- Arm welcomes favorable jury verdict in Qualcomm litigation
- Marvell, Microsoft and Oracle Establish OCP Working Group to Standardize Data Center Hardware Security
- At GAITA, PUFsecurity Shows How PUFrt and PUF-Based HSMs Give Agentic and Physical AI a Verifiable Root of Trust
- QuickLogic Secures Six-Figure eFPGA IP Contract for Automotive Industrial SoC