Actel CEO John East comments on the FPGA market metamorphosis
By John East, CEO, Actel Corp.
June 23, 2006 -- pldesignline.com
With the move to each new digital integrated circuit process generation, the industry roars down the same perilous road: "ASIC Deployment Costs Avenue." Inevitably, the sheer magnitude of these costs has made the ASIC option evolve into the purview of the few, available only to companies with the resources, experience, and volumes to justify the astronomical development costs and risks. At the same time, design complexity has also increased. So, ASIC respins have become not only more common, but more costly as well.
Fortunately, over time, field-programmable gate arrays (FPGAs) have grown in capacity, performance, and capability, incorporating more and more of the system functionality and providing desirable flexibility to the system. Naturally, this metamorphosis in the FPGA market has given designers reason to pause and ask: "Can I use an FPGA instead of an ASIC to save time and money?"
Is the one-for-one replacement of FPGA for ASIC akin to driving the wrong way down a one-way street?
We believe the answer is a resounding "No!"
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Dr. John Zhuang Appointed as CEO of Brite Semiconductor
- Composable Data Center Innovator, IntelliProp Names Tech Veteran John Spiers as CEO and President
- CEO Interview: Sammy Cheung: Filling the General-Purpose FPGA Void
- New MIPS CEO Sameer Wasson to Drive Company's RISC-V Market Penetration and Innovation
Latest News
- SEALSQ and Quobly sign $5 Million commercial agreement to integrate post-quantum security into next-generation silicon quantum computing platforms
- InfiniNode secures EUR 2 million financing to advance on-chip data movement technologies for next-generation compute systems
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad