Achronix to Demonstrate Versatility of Speedcore eFPGA Devices Next Week at SEE/MAPLD and Embedded Vision Summit
Santa Clara, Calif., May 15, 2018 –– Achronix Semiconductor Corporation, a leader in field programmable gate array (FPGA)-based hardware accelerator devices and embedded FPGA (eFPGA) intellectual property (IP), will demonstrate the versatility of its Speedcore™ eFPGA devices next week at SEE/MAPLD and Embedded Vision Summit.
Steve Mensor, Achronix’s vice president of marketing, will present “Embedded FPGA (eFPGA) for Processor and Algorithm Acceleration” Wednesday, May 23, at 11:10 a.m. during SEE/MAPLD (Single Event Effects Symposium/Military and Aerospace Programmable Logic Devices Workshop).
Achronix’s booth at both conferences will highlight its eFPGA technology for 5G wireless, high–performance computing (HPC), advanced driver assistance systems (ADAS) and autonomous vehicles, machine learning and computer vision applications.
SEEM/MAPLD’s exhibition will run during meal and coffee breaks between technical sessions Tuesday, May 22, from 9:30 a.m. to 8 p.m. and Wednesday, May 23, from 9:30 a.m. until 1 p.m. at the Marriott La Jolla in San Diego, Calif.
The Embedded Vision Summit Showcase will be open Tuesday from noon until 8 p.m. with a reception from 6 p.m. to 8 p.m. Wednesday hours are 10:30 p.m. until 6 p.m. It will be held at the Santa Clara Convention Center in Santa Clara.
For more information about Achronix, go to: www.achronix.com
About Achronix Semiconductor Corporation
Achronix is a privately held, fabless semiconductor corporation based in Santa Clara, California. The company developed its FPGA technology which is the basis of the Speedster22i FPGAs and Speedcore eFPGA technology. All Achronix FPGA products are supported by its ACE design tools that include integrated support for Synopsys Synplify Pro. The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India.
Related Semiconductor IP
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA on GlobalFoundries GF12LP
- eFPGA Hard IP Generator
- Radiation-Hardened eFPGA
Related News
- BrainChip Showcases Edge AI Technologies at 2023 Embedded Vision Summit
- BrainChip and Teksun Demonstrate Rapid Adoption of AI Solutions at Embedded Vision Summit
- ADTechnology and ANAFLASH to Team Up for Embedded Vision Summit (EVS) showcase
- Quadric Presents and Demos AI+ML Chimera GPNPU at Embedded Vision Summit 2024
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles