Webinar: NetSpeed is about to change the way SOCs are designed
A large part of the effort in designing SOCs has shifted to the integration of their constituent IP blocks. Many IP blocks used in SOCs come as ready to use components and the real work has become making them work together. Network on Chip (NoC) has been a huge help in this task, handling the interconnections between blocks and planning for anticipated traffic. NoCs have evolved quite a bit, becoming more like full blown networks, offering features like QoS, traffic management, cache coherency, high reliability and true layered networking protocols. NetSpeed, a leading provider of NoC technology, is using its foundation technology and a number of innovations to expand their offering to address a much larger part of the job of integrating IP blocks to build an SOC.
NetSpeed’s NocStudio already helps with making architecture decisions and analyzing performance. It also helps with some aspects of SOC verification and physical design. Their new offering, SocBuilder goes much further by handling IP integration and assembly. Additionally, it compliments NocStudio in the areas of SOC verification and physical design. Even more interestingly it provides support for SOC bring-up and debug. Because SocBuilder and NocStudio share a single platform, they share metadata and can be controlled and automated as a single system.
To read the full article, click here
Related Semiconductor IP
- DDR multiPHY IP
- DDR3/2 PHY - TSMC 40LP25
- 12G Ethernet PHY in Samsung (14nm)
- 12G Ethernet PHY in TSMC (28nm, 16nm, 12nm)
- 16G PHY in TSMC (N7) for Automotive
Related Blogs
- How Chip Startups Are Changing the Way Chips Are Designed
- A CHERI on Top: A Better Way to Build Embedded Secure SoCs
- The On-Device LLM Revolution: Why 3B-30B Models Are Moving to the Edge
- Predictions are hard, especially about the future
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era