TSMC: Technology Update
Twice a year TSMC has a big meeting in San Jose. These are the times that there is a public update on their process roadmap, how process ramps are going, the OIP ecosystem, and so on. But they make it hard for people like me since their rules are that they won't hand out the presentations, they won't let you take pictures of the screen, they won't let you video or record the presentations. But I'm allowed to take away anything that I can write down. Inevitably there are probably minor errors. So if you are wondering why this is so sparsely illustrated, that's the reason.
There were two presentations, one from Jack Sun on process technology and one from Cliff Hou on design technology Here's my summary of what they said.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Blogs
- TSMC 28nm Update Q3 2012!
- TSMC Financial Update Q4 2012!
- Key Takeaways from the TSMC Technology Symposium Part 1
- TSMC Technology Symposium: Process Status
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA