The Pillars of ReRAM Success
ReRAM technology is complex and multi-faceted, encompassing expertise from an array of disciplines. Since the early 2000s, when the industry first saw that Flash would ultimately have scaling issues, many companies have tried – and failed – to deliver a commercial replacement for Flash.
Now, as we see the world’s leading foundry placing its NVM bets for the future on Resistive RAM (ReRAM or RRAM), I thought I would share what goes into creating such a technology.
To be able to bring up a successful ReRAM technology that is both optimized for performance and commercially viable, a company requires four key elements. With only one or two or even three of these ‘pillars’ of success, a company cannot provide a strong technology which fully addresses the needs of the market. Each of these pillars represents a domain of expertise that is inherent to developing and optimizing the solution, and each domain requires a very different skillset and know-how.
In this article, I will describe these four pillars, explain how each contributes to enhancing the technology and how, when combined under the same roof, results in an optimized solution.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- RERAM Memory Model
- ReRAM NVM in SkyWater 130nm
- ReRAM Secure Keys
- ReRAM as FTP/OTP Memory
Related Blogs
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
Latest Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments