The Future of Fabless Design?
September 20, 2012
Lately, there has been a rise in predictions that the fabless business model is “dying”, or “collapsing”, or simply that it “no longer works”. The main argument centers on the disconcerting fact that a disaggregated supply chain makes optimization of the semiconductor product increasingly difficult to achieve, especially when coupled with the inherent complexity of advanced process nodes and leading-edge designs. In particular, the data interfaces between design teams, foundries, and EDA vendors are becoming increasingly complex. The result is a dramatic increase in cost, and more importantly, risk.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards
- How Network-on-Chip Architectures Are Powering the Future of Microcontroller Design
- What the Cyber Resilience Act means for the future of chip design
- Inside TSMC’s Evolving Design Ecosystem: Shaping the Future of AI, with AI
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era