PCI-SIG Developer's Conference: What's New with Gen 5 and When Will it be Adopted?
June 7, 2018
The release of PCIe 4.0 rev 1.0 in October 2017 was anticlimactic after the announcement of PCIe 5.0 rev 0.3 at last year’s PCI-SIG DevCon. Fast forward, this year’s DevCon has kicked off and the SIG is clearly demonstrating its commitment to the accelerated development of PCIe 5.0.
PCIe 5.0 rev 0.7 is published and already out for membership review as of May. The big-ticket item is, of course, support for 32GT/s.
To read the full article, click here
Related Semiconductor IP
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
- PCIe 5.0 Controller with AXI
- PCIe 5.0 Controller
- PCIe 5.0 Multi-port Switch
- PCIe 5.0 PHY NCS in TSMC (N7, N6, N5)
Related Blogs
- PCI Express takes on Apple/Intel Thunderbolt and 16 Gtransfers/sec at PCI SIG while PCIe Gen 3 starts to power up
- PCI Express 5 vs. 4: What's New? [Everything You Need to Know]
- According with Cadence, PCI Express gen-3, to be the PCIe solution for the mainstream market as soon as in 2012
- Will next generation Mobile Devices support PCI Express? M-PCIe is coming fast!
Latest Blogs
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC