GlobalFoundries 22nm FD-SOI: What Happens When
Earlier in the week I wrote about GlobalFoundries announcement of 22nm FD-SOI. At SEMICON West there were three events that filled in some more details. First, on Tuesday, a lunch presentation given by SOITEC who make the wafer blanks that FD-SOI requires. Then on Wednesday I sat down for an hour with Gary Patton and Subi Kengeri to get more details. And finally, on Wednesday evening there was a meeting with many of the people who are participating in the 22nm FD-SOI ecosystem.
Gary Patton used to be the head of R&D at IBM Semiconductor. Since IBM is retaining semiconductor R&D then he was what was called a "voluntary" and he could decide whether to remain with IBM or join GlobalFoundries. He decided to join GF as the CTO and says he is "all in". He is impressed with Sanjay Jha (who I assume was also the person who closed the deal with Gary to bring him over).
To read the full article, click here
Related Semiconductor IP
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Automotive 12bit Sigma-Delta ADC - GlobalFoundries 22FDX
- 5V ESD Clamp in GlobalFoundries 180nm LPe
- 1x64 Bits OTP (One-Time Programmable) IP, GlobalFoundries 22nmFDX 0.8V/1.8V Process
- GLOBALFOUNDRIES 40nm LP 3.3V-2.5/1.1V Power Regulator
Related Blogs
- GlobalFoundries Endorse ST/LETI FD-SOI 22nm!
- FD-SOI: GlobalFoundries 22nm Update
- ASMC 2015: GlobalFoundries 22nm SOI plans and more!
- GlobalFoundries FD-SOI. Yes, It's True
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution