GlobalFoundries 22nm FD-SOI: What Happens When
Earlier in the week I wrote about GlobalFoundries announcement of 22nm FD-SOI. At SEMICON West there were three events that filled in some more details. First, on Tuesday, a lunch presentation given by SOITEC who make the wafer blanks that FD-SOI requires. Then on Wednesday I sat down for an hour with Gary Patton and Subi Kengeri to get more details. And finally, on Wednesday evening there was a meeting with many of the people who are participating in the 22nm FD-SOI ecosystem.
Gary Patton used to be the head of R&D at IBM Semiconductor. Since IBM is retaining semiconductor R&D then he was what was called a "voluntary" and he could decide whether to remain with IBM or join GlobalFoundries. He decided to join GF as the CTO and says he is "all in". He is impressed with Sanjay Jha (who I assume was also the person who closed the deal with Gary to bring him over).
To read the full article, click here
Related Semiconductor IP
- 5 GHz 150 fs Jitter PLL - GlobalFoundries 22nm
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- 5 GHz 250 fs Jitter PLL - GlobalFoundries 22nm
- 12-bit, 9.2 GSPS Pipeline ADC - GlobalFoundries 22nm
- Low Power All Digital Fractional-N PLL in GlobalFoundries 12LPP/14LPP
Related Blogs
- GlobalFoundries Endorse ST/LETI FD-SOI 22nm!
- FD-SOI: GlobalFoundries 22nm Update
- ASMC 2015: GlobalFoundries 22nm SOI plans and more!
- GlobalFoundries FD-SOI. Yes, It's True
Latest Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments