FDSOI Cost Analysis - Part I
One of the most frequently discussed concerns regarding FDSOI adoption is the higher starting wafer cost compared to bulk technology. This discussion was also brought up after my earlier post, illustrating an FDSOI roadmap that extends to more mature nodes. The original FinFET technology announcement claimed 10% higher cost as the reason why they chose bulk FinFET over planar FDSOI.
While this easy-to-remember number resonates well with people familiar with typical foundry wafer cost in 28nm and above, it is certainly not true for Intel’s 22nm technology. The price of 300mm SOI wafers is known; it is roughly $300 higher than bulk Si wafers. For this to impose a 10% higher wafer cost on Intel, their 22nm manufacturing cost should be only $3000 per wafer. While their wafer cost is not known to the public, a ballpark can be estimated fairly easily.
To read the full article, click here
Related Semiconductor IP
- SpaceWire Node IP core
- nQrux Secure Boot
- 4K/8K Multiformat IP supporting AV2 decoder
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
Related Blogs
- TSMC OIP vs CDNS OIP Analysis
- Why Maturity and Cost Make 180nm the 'hot node' again
- What did it cost to get Nokia to adopt Microsoft Windows Phone 7 as the OS for its new smartphones?
- Is the Cost Reduction Associated with Scaling Over?
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA