FDSOI Cost Analysis - Part I
One of the most frequently discussed concerns regarding FDSOI adoption is the higher starting wafer cost compared to bulk technology. This discussion was also brought up after my earlier post, illustrating an FDSOI roadmap that extends to more mature nodes. The original FinFET technology announcement claimed 10% higher cost as the reason why they chose bulk FinFET over planar FDSOI.
While this easy-to-remember number resonates well with people familiar with typical foundry wafer cost in 28nm and above, it is certainly not true for Intel’s 22nm technology. The price of 300mm SOI wafers is known; it is roughly $300 higher than bulk Si wafers. For this to impose a 10% higher wafer cost on Intel, their 22nm manufacturing cost should be only $3000 per wafer. While their wafer cost is not known to the public, a ballpark can be estimated fairly easily.
To read the full article, click here
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related Blogs
- TSMC OIP vs CDNS OIP Analysis
- Why Maturity and Cost Make 180nm the 'hot node' again
- What did it cost to get Nokia to adopt Microsoft Windows Phone 7 as the OS for its new smartphones?
- Is the Cost Reduction Associated with Scaling Over?
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects