Deciphering the New TileLink Standard
Increasing complexities of processor architectures with limited overall performance scale-up have created a demand for a domain specific architecture to ensure extensive performance scaling. – this is when RISC-V began to gain momentum. RISC-V is gathering widespread attention throughout sectors like datacenter accelerators, mobile & wireless, IoT, etc. for its extensibility. Many industry leaders are beginning to adopt RISC-V for its open source availability that reduces time-to-market and cost effectiveness while at the same time scaling up the overall performance and leaving room for innovation and automation.
TileLink is an open standard chip-scale interconnect designed to be used with RISC-V processors. It also supports other ISAs.
TileLink is an easy to implement cache-coherent bus protocol that can be utilized in a System-on-Chip (SoC) to connect accelerators, general purpose multiprocessors, co-processors, DMA engines and simple or complex designs.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for TileLink
- TileLink Verification IP
- TileLink Synthesizable Transactor
- TileLink To APB Bridge IIP
- TileLink To AHB Bridge IIP
Related Blogs
- Rethinking Edge AI Interconnects: Why Multi-Protocol Is the New Standard
- Universal Browser Support for JPEG XL: Is Your Hardware Ready for the New Standard?
- New Standard Supports Ongoing Efforts to Combat Counterfeit Semiconductors
- LPDDR6: A New Standard and Memory Choice for AI Data Center Applications
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA