Cadence Firmware Packages Enable Successful IP Integration
January 27, 2015
Building a system on chip (SoC) from IP blocks requires system-level integration and bring-up, and that requires firmware working on the target. In a fast-paced development cycle, it is crucial to provide customers with IP blocks and tested firmware. In particular, at the bring-up stage, there may be very few debug capabilities at hand and, therefore, a firmware package that is pre-tested on multiple platforms and systems will speed up the integration effort. The driver package provides the following benefits:
- Abstracts implementation details through well-defined and use case-driven application programming interface (API)
- Enables early (pre-silicon) development of a board support package (BSP) / software development toolkit (SDK)
- Provides early reference to silicon validation.
Cadence soft-IP cores now come with firmware that has been tested in simulation, on our emulation platform and on FPGA boards.
To read the full article, click here
Related Semiconductor IP
- Highly scalable performance for classic and generative on-device and edge AI solutions
- MIPI CSI-2 TX Controller
- 1.6T Ultra Ethernet Controller
- HBM4E PHY and controller
- DDR5 MRDIMM PHY and Controller
Related Blogs
- Firmware as the performance differentiator for SSD controllers
- Semidynamics – Customizable RISC-V Technology for the Next Five AI Revolutions
- Symmetric Multiprocessing (SMP) RTOS on Xtensa Multicore
- Dream Chip, Cadence Unveil Automotive SoC with Tensilica IP at embedded world '25
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era