Cadence Firmware Packages Enable Successful IP Integration
Building a system on chip (SoC) from IP blocks requires system-level integration and bring-up, and that requires firmware working on the target. In a fast-paced development cycle, it is crucial to provide customers with IP blocks and tested firmware. In particular, at the bring-up stage, there may be very few debug capabilities at hand and, therefore, a firmware package that is pre-tested on multiple platforms and systems will speed up the integration effort. The driver package provides the following benefits:
- Abstracts implementation details through well-defined and use case-driven application programming interface (API)
- Enables early (pre-silicon) development of a board support package (BSP) / software development toolkit (SDK)
- Provides early reference to silicon validation.
Cadence soft-IP cores now come with firmware that has been tested in simulation, on our emulation platform and on FPGA boards.
To read the full article, click here
Related Semiconductor IP
- Highly scalable performance for classic and generative on-device and edge AI solutions
- MIPI CSI-2 TX Controller
- 1.6T Ultra Ethernet Controller
- HBM4E PHY and controller
- HBM3 PHY
Related Blogs
- Firmware as the performance differentiator for SSD controllers
- UALink™ Shakes up the Scale-up AI Compute Landscape
- USB4 Sideband Channel Is Not a Side Business
- Audio Transport in DisplayPort VIP
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects