Autonomous Vehicles: Memory Requirements & Deep Neural Net Limitations
Introduction
According to the National Highway Traffic Safety Administration (NHTSA), various driver assistance technologies are already helping to save lives and prevent injuries. Specific examples include helping drivers avoid making unsafe lane changes, warning of other vehicles when backing up, or automatically braking when a vehicle ahead stops or slows abruptly. The above-mentioned safety technology leverages a wide range of hardware – including sensors, cameras and radar – to help vehicles identify safety risks and warn drivers to avoid crashes and collisions.
Self-Driving Memory Requirements
However, many of these systems are using DRAM-based memory solutions with relatively modest bandwidths. This is because most advanced driver-assistance systems (ADAS) are rated Level 2 and only offer drivers partial automation capabilities. Future self-driving cars (Level 3 – Level 5) will require new generations of memory with significantly increased bandwidths. This additional bandwidth will enable autonomous vehicles to rapidly execute massive calculations and safely implement real-time decisions on roads and highways, with the ultimate goal of doing this without any driver assistance.
To read the full article, click here
Related Semiconductor IP
- 1G to 100G Single-Port MACsec Engine
- 1.6T/3.2T Multi-Channel MACsec Engine with TDM Interface (MACsec-IP-364)
- Fast NIST ESV certified, FIPS (SP800-90A/B/C) True Random Number Generator
- Programmable Root of Trust Family With DPA & Quantum Safe Cryptography
- AES XTS/GCM Accelerators
Related Blogs
- Push-button generation of deep neural networks
- Imagination Technologies' Upgraded GPUs, New Neural Network Core Provide Deep Learning Processing Options
- NVIDIA Previews Open-source Processor Core for Deep Neural Network Inference
- Shattering the neural network memory wall with Checkmate
Latest Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Secure Boot for embedded systems: Building a complete chain of trust