Artificial Intelligence calls for Smart Interconnect
Artificial Intelligence based systems are driving a metamorphosis in computing, and consequently precipitating a large shift in SOC design. AI training is often done in the cloud and has requirements for handling huge amounts of data with forward and backward data connections. Inference usually occurs at the edge and must be power efficient and fast. Each of these imposes new requirements on computing systems. Training puts a premium on throughput and inference relies on low latency, especially for real time applications like ADAS.
To accommodate these new requirements, there are sweeping changes occurring in computational architectures. In much the same way that mini- and then micro- computers changed the landscape of computing, the changes necessitated to support AI will permanently alter how things are done.
To read the full article, click here
Related Semiconductor IP
- DDR multiPHY IP
- DDR3/2 PHY - TSMC 40LP25
- 12G Ethernet PHY in Samsung (14nm)
- 12G Ethernet PHY in TSMC (28nm, 16nm, 12nm)
- 16G PHY in TSMC (N7) for Automotive
Related Blogs
- Is Formal Verification Artificial Intelligence?
- Datapath Validation - Solving Verification Challenges in the Era of Artificial Intelligence and Mathematical Cores
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
- PAM4 and Coherent-lite Interconnect for Hyperscale Campuses and AI Data Centers
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era