Antifuse is the New Foundation of NVM Below 16nm
Today the non-volatile memory (NVM) foundation is the eFuse. It is typically available for free from the foundry and is the default choice because, like Mount Everest, it is there. However, like Mount Everest it is big. It is also power hungry and slow. eFuse solutions blow the silicide on the poly line creating a change in resistance. There are other technologies, such as embedded flash, but these require additional process steps and cost. Others, like ROM, are only really suitable when every die contains the same code (such as fonts in a printer).
Modern eFuse is built on polysilicon with Cobalt or Nickel silicide on top. The fuse is programmed by a well-known reliability mechanism called electromigration in which electron momentum pushes the silicide atoms out of the conductor link. Still, most fuses can only be programmed at wafer and have stringent power requirements for programming. It makes programming in packaged parts difficult. The bitcell is the largest of the standard CMOS NVM technologies. For higher bit density memory applications, e.g. greater than 4Kb, the size of the fuse quickly begins to take up the area of the SOC. eFuse is usually custom-designed and provided by the foundry as macros. As a result, it cannot be legally ported to another foundry without the consent of the foundry.
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- Universal NVM Express Controller (UNEX)
- NVM MTP EEPROM TSMC 65nm LP 2.5V SVT, SVT/HVT
- NVM MTP EEPROM TSMC 40nm LP 2.5V
- NVM MTP EEPROM TSMC 180nm BCDG2 5V
Related Blogs
- Pushing the Boundaries of Memory: What’s New with Weebit and AI
- Rethinking Edge AI Interconnects: Why Multi-Protocol Is the New Standard
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- The Future of AI is Modular: Why the SiFive-NVIDIA Milestone Matters
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution