"Under the hood" of Altera's 20nm offerings
Last week, the folks at Altera unveiled several of the key innovations they have planned for their next generation of products, which will be implemented at the 20nm technology node (Click Here to see that column: Altera unveils innovations at the 20nm node).
Amongst other things, they talked about 40-Gbps Chip-to-Chip and 28-Gbps backplane transceivers, heterogeneous 3D ICs featuring a high-speed chip-to-chip interface, and next-generation DSP performance with the highest TFLOPs/watt.
Well, a couple of days ago, I had a chat with Misha Burich, Senior Vice President and Chief Technical Officer (CTO) at Altera. Misha was extremely open and forthcoming, and I learned myriad tidbits of trivia and nuggets of knowledge of which I was previously unaware…
To read the full article, click here
Related Semiconductor IP
- DDR5/DDR4 and LPDDR5/LPDDR4 EMIF FPGA IP
- JESD204 FPGA IP
- 25G Ethernet Intel® FPGA IP
- Nios® V Processor
- RLDRAM II Controller Intel® FPGA IP
Related Blogs
- Altera's Precocious Play At 20nm
- PLD Overview: Xilinx and Altera
- Xilinx ARMs FPGAs, Altera to MIPSify Them
- Is Altera Looking At Programmable DSP?
Latest Blogs
- The $725 Million Chip Development: Why Execution Risk, Not IP Cost, Now Dictates Advanced-Node Survival
- From photon to actuation: How physical AI is redefining embedded compute
- Secure Boot for embedded Linux on Efinix Ti375C529: Getting started with KiviBoot-Linux
- Akida in High-Frequency Trading: The Smart Signal Layer
- Cadence Expands Sovereign AI in Europe: From Chips to AI Factories