"Under the hood" of Altera's 20nm offerings
Last week, the folks at Altera unveiled several of the key innovations they have planned for their next generation of products, which will be implemented at the 20nm technology node (Click Here to see that column: Altera unveils innovations at the 20nm node).
Amongst other things, they talked about 40-Gbps Chip-to-Chip and 28-Gbps backplane transceivers, heterogeneous 3D ICs featuring a high-speed chip-to-chip interface, and next-generation DSP performance with the highest TFLOPs/watt.
Well, a couple of days ago, I had a chat with Misha Burich, Senior Vice President and Chief Technical Officer (CTO) at Altera. Misha was extremely open and forthcoming, and I learned myriad tidbits of trivia and nuggets of knowledge of which I was previously unaware…
To read the full article, click here
Related Semiconductor IP
- Aurora-like 64b/66b @14Gbps for ALTERA Devices
- Aurora-like 8b/10b @3Gbps for ALTERA Devices
- SATA Device Controller on Altera Arria II GX
- SATA Host on Altera Arria II GX
- eCPRI Altera® FPGA IP
Related Blogs
- Altera's Precocious Play At 20nm
- PLD Overview: Xilinx and Altera
- Xilinx ARMs FPGAs, Altera to MIPSify Them
- Is Altera Looking At Programmable DSP?
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA