Xilinx Broadens the Zynq UltraScale+ MPSoC Family with Streamlined Dual-Core Devices
New devices expand processing scalability within the Zynq UltraScale+ family
SAN JOSE, Calif. -- June 15, 2016 - Xilinx, Inc. (NASDAQ:XLNX) today announced it has added streamlined dual-core members to the Zynq® UltraScale+™ MPSoC family of devices. The new dual-core "CG" family members expand the Zynq MPSoC portfolio scalability, to include dual application and real-time processor combinations. These dual-core devices add processing scalability at a lower cost entry point to the current Zynq UltraScale+ family, which offers quad ARM® Cortex®-A53s, dual Cortex-R5s, a graphics processing unit, and a video codec unit. Designers can choose from three device types within the scalable processing portfolio to address processing requirements across a breadth of markets, including motor control, sensor fusion, medical endoscopy, and handheld radios.
"The new members of the portfolio address our customers' need for a scalable, common hardware platform, giving them flexibility with dual-core ARM Cortex-A53 processor solutions," said Sumit Shah, senior SoC product line manager at Xilinx. "They address an even broader range of markets and applications, offer lower cost entry points, and are pin migration compatible across our entire Zynq UltraScale+ portfolio."
"The embedded market consists of a diverse set of applications, with customers seeking efficient and scalable technologies that can be deployed across a range of platforms and markets," said Ian Ferguson, vice president for worldwide marketing and strategic alliances at ARM. "The Zynq product portfolio is now broader than ever before and offering a range of ARM processors will significantly improve customer's time to market as code and IP can be reused for any application."
Availability
The dual-core CG devices will be supported on the industry-leading Vivado® Design Suite, version 2016.3 in Q4 2016. Customers can start designing today using existing Zynq UltraScale+ devices and migrate their designs when the dual-core CG devices are available in 1H2017. For more information about the Zynq UltraScale+ MPSoC family visit http://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html.
About Zynq UltraScale+ MPSoCs
The Zynq UltraScale+ MPSoC is the industry's first heterogeneous multiprocessor SoC (MPSoC) using TSMC's 16FF+ process. The new family enables the development of flexible, standards-based platforms by providing 5X system-level performance/watt and any-to-any connectivity with the security and safety required for next-generation systems. The Zynq UltraScale+ MPSoCs combine multiple user programmable processors including a dual or quad-core 64-bit ARM Cortex-A53 CPU, a 32-bit dual-core ARM Cortex-R5 real-time processor and an ARM Mali™-400 GPU. The family also includes a host of integrated peripherals, safety and security features, and advanced power management. When coupled with the SDSoC™ development environment, the Zynq UltraScale+ MPSoC family enables systems that are software defined and hardware optimized.
About Xilinx
Xilinx is the leading provider of All Programmable FPGAs, SoCs, MPSoCs, and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, Embedded Vision, Industrial IoT, and 5G. For more information, visit www.xilinx.com.
Related Semiconductor IP
- Xilinx Kintex 7 NVME HOST IP
- Xilinx ZYNQ NVME HOST IP
- Xilinx UltraScale Plus NVME Hhost IP
- Xilinx Ultra Scale NVME Host IP
- Xilinx Ultra Scale Plus SATA HOST IP
Related News
- High Performance Channel Coding Solutions on Xilinx Zynq UltraScale+ RFSoC Devices
- Xilinx and Its Expanded Ecosystem Showcase the Latest 16nm Zynq UltraScale+ MPSoC Technologies at Embedded World 2016
- Xilinx Extends SDSoC Development Environment, Enabling Software Defined Programming of the 16nm Zynq Ultrascale+ MPSoC
- Verayo PUF IP on Xilinx Zynq UltraScale+ MPSoC Devices Addresses Security Demands
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations