Xilinx Integrated Block for the PCI Express Gen3 Standard Accelerates Productivity and Increases System Performance
Xilinx delivers industry-leading PCI Express Gen3 hard block and 1866 Mb/s DDR3 solution
SAN JOSE, Calif. -- June 27, 2012 -- Xilinx, Inc. (NASDAQ: XLNX) today announced its solution for designs using the Virtex®-7 field programmable gate array (FPGA) integrated block for PCI Express® x8 Gen3 with DDR3 external memory, providing developers with all the building blocks needed to get started on PCI Express Gen3-based designs immediately. The Xilinx® integrated blocks for the PCI Express Gen3 standard along with support for 1866 Mb/s high speed memory interfaces in mid-speed grade devices allow users to design systems that meet high system bandwidth requirements needed in communications, storage, server applications, and more.
With a 40 percent performance advantage versus competing memory solutions, Xilinx allows users to accelerate productivity by offering maximum memory data rates in its mid-speed grade devices as well as built-in capabilities in its Virtex-7 XT devices for single-root I/O virtualization and multi-function end points to address the emerging needs in Data Center and cloud computing.
"Customers have the components they need to implement high-performance PCI Express x8 Gen3-based designs at the lowest BOM cost by using a mid-speed grade device," said Ketan Mehta, Xilinx PCI Express Product Manager. "In addition, Xilinx enables the highest productivity levels with industry-leading transceiver technology that provides automated tuning capabilities to quickly bring up a functioning link, including auto-adaptive Decision Feedback Equalization (DFE). This dramatically accelerates development time by simplifying the set up and use of the high-speed serial transceivers that support the PCI Express Gen3 standard."
Virtex-7 XT and HT FPGAs are the first generation of Xilinx All Programmable devices that integrate hard IP cores for the PCI Express Gen3 standard. Both Kintex™-7 and Virtex-7 FPGAs feature1866 Mb/s DDR3 external memory interfaces to further bolster the PCI Express system throughput. Xilinx's PCI Express Gen3 video demonstrates the integrated block operating on a Virtex-7 X690T FPGA with an off-the-shelf PCI Express Gen3 system.
For designs that do not use an integrated block for the PCI Express Gen3 standard, soft IP core support is available through Xilinx Alliance Program members, including Northwest Logic and PLDA.
Availability
All the elements needed for PCI Express x8 Gen3-based designs are now available, including the Virtex-7 X690T FPGA with an integrated PCI express block, ISE® Design Suite 14.1 software tool support, a DMA engine provided by third-party Xilinx Alliance Program members, and a 1866 Mb/s DDR3 external memory interface. Watch the demonstration video of the Virtex-7 X690T FPGA with the integrated block for the PCI Express Gen3 standard. Visit the PCI Express standard page on Xilinx.com or contact your local sales representative for more information. Go to Xilinx.com to watch the demonstration of Xilinx's 1866 Mb/s DDR3 external memory interface using a mid-speed grade device on a Kintex-7 325T FPGA board.
About Xilinx
Xilinx is the world's leading provider of All Programmable technologies and devices, going beyond traditional programmable logic to enable both hardware and software programmability, integrate both digital and analog mixed-signal functions, and allow new levels of programmable interconnect in both monolithic and multi-die 3D ICs. The company's products are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
Related Semiconductor IP
- Xilinx Kintex 7 NVME HOST IP
- Xilinx ZYNQ NVME HOST IP
- Xilinx UltraScale Plus NVME Hhost IP
- Xilinx Ultra Scale NVME Host IP
- Xilinx Ultra Scale Plus SATA HOST IP
Related News
- Northwest Logic's PCI Express Gen3 Core and S2C's Virtex-7 ASIC Prototyping Platform fully validated together
- Truechip announces first customer shipment of PCI Express Gen3 Comprehensive Verification IP (CVIP)
- PLDA Announces Live PCI Express Gen3 x8 Demo Running on Xilinx Kintex-7 FPGA
- Mentor Graphics Delivers Emulation Solutions for the Verification of PCI Express Gen3 Products
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers