Xilinx Unveils its Vision for the Future of Computing, Details New Programmable Engine Fabric and Multiple AI Technologies
CUPERTINO, Calif. -- Aug. 20, 2018 -- HOT CHIPS 2018 – At the 2018 Hot Chips conference this week, Xilinx, Inc. (NASDAQ: XLNX), the leader in adaptive and intelligent computing, will present a tutorial, three technical sessions and a keynote by Xilinx CEO Victor Peng, all highlighting the company's vision for the future of computing and how Xilinx is uniquely positioned to address it.
The explosion of AI and pervasive intelligence, combined with the demand for exponentially increasing computing power after Moore's Law, has given rise to domain-specific architectures (DSAs). Xilinx technology is ideally suited for DSAs as it can be programmed and tuned to address today's most complex and demanding architectures with impressive results across a wide variety of workloads and applications. The same piece of silicon can be updated and reconfigured to tackle multiple tasks. This movement will be underscored by five talks to be given at the event:
- Victor Peng, Xilinx CEO, will present his vision for the future in a keynote titled "Adaptable Intelligence: the Next Computing Era," at 11:45 a.m. on Tuesday, Aug. 21.
- Juanjo Noguera, engineering director, Xilinx Architecture Group, will present on "HW/SW Programmable Engine: Domain Specific Architecture for Project Everest." This is a first peek at one of the novel heterogeneous components in the forthcoming "Everest" product family, which will provide orders of magnitude performance increase. Everest is part of a new category of computing technology called the Adaptive Compute Acceleration Platform (ACAP). This will be delivered at 9:45 a.m. on Tuesday, Aug. 21.
- Rahul Nimaiyar, director of Data Center and IP Solutions at Xilinx, will describe the deep neural network (DNN) processor for Xilinx FPGAs that is currently available for use in Amazon Web Services (AWS) F1 instance. The talk is titled "Xilinx Tensor Processor: An Inference Engine, Network Compiler + Runtime for Xilinx FPGAs." It will be presented at 4 p.m. on Tuesday, Aug. 21.
- Song Yao, co-founder and CEO of DeePhi Technologies – now a Xilinx company – will present a session titled "The Evolution of Deep Learning Accelerators Upon the Evolution of Deep Learning Algorithms," at 3:30 p.m., also on Tuesday, Aug. 21.
- Michaela Blott, principal engineer for Xilinx CTO, will share insights from the forefront of research in a tutorial on architectures for deep neural nets called "Deep Learning and Computer Architectures." This takes places at 2 p.m. on Sunday, Aug. 19.
Copies of these presentations are available here. For more information on Xilinx and its breakthrough technologies, please visit www.xilinx.com.
About Xilinx
Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies – from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP, designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future. For more information, visit www.xilinx.com.
Related Semiconductor IP
- Hardware Security Module (HSM) for AMD Xilinx Versal ACAP device
- Xilinx UltraScale Plus NVME Hhost IP
- Xilinx Ultra Scale NVME Host IP
- Xilinx Ultra Scale Plus SATA HOST IP
- Hardware Security Module (HSM) for Xilinx Zynq UltraScale+ MPSoC platform
Related News
- IBM Announces Strategic Collaboration with Arm to Shape the Future of Enterprise Computing
- Xilinx Envisions its Future Without Huawei
- PUFsecurity and eMemory Launch Next-Gen PUF-based Hardware Root of Trust IP for Future Computing
- Arm technology is defining the future of computing: Record royalties highlight increasing diversity of products and market segment growth
Latest News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory