When it comes to IP, caveat emptor, panel says
| EE Times: When it comes to IP, caveat emptor, panel says | |||
| Brian Fuller (10/13/2005 11:54 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=172300952 | |||
| SANTA CLARA, Calif. Intellectual property buyers must be forewarned and forearmed before they dive into purchasing IP cores, a panel of industry experts insisted Thursday (Oct. 13). "Please kick your vendor's tires," said Harmel Sangha, director, CoreWare IP marketing for LSI Logic Corp. (Milpitas, Calif.) The panel, held at the Denali Memcon event here, was moderated by EE Times Semiconductor Editor Ron Wilson, who is managing the newspaper's | |||
| - - | |||
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- The IP double standard: Why is it OK to pay for innovation in a product, but not when innovation is the product?
- Google Open-Sources NPU IP, Synaptics Implements It
- Ainekko Buys Esperanto Hardware IP, Open-Sources It
- Syntacore upgrades its SCR RISC-V IP: Packed-SIMD, Zicond and Zimop Extensions
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
