When it comes to IP, caveat emptor, panel says
| EE Times: When it comes to IP, caveat emptor, panel says | |||
| Brian Fuller (10/13/2005 11:54 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=172300952 | |||
| SANTA CLARA, Calif. Intellectual property buyers must be forewarned and forearmed before they dive into purchasing IP cores, a panel of industry experts insisted Thursday (Oct. 13). "Please kick your vendor's tires," said Harmel Sangha, director, CoreWare IP marketing for LSI Logic Corp. (Milpitas, Calif.) The panel, held at the Denali Memcon event here, was moderated by EE Times Semiconductor Editor Ron Wilson, who is managing the newspaper's | |||
| - - | |||
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- The IP double standard: Why is it OK to pay for innovation in a product, but not when innovation is the product?
- Google Open-Sources NPU IP, Synaptics Implements It
- Ainekko Buys Esperanto Hardware IP, Open-Sources It
- Syntacore upgrades its SCR RISC-V IP: Packed-SIMD, Zicond and Zimop Extensions
Latest News
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
