UMC set to beat TSMC to FinFET process
Peter Clarke, EETimes
7/27/2012 7:59 AM EDT
This is despite the fact that TSMC (Hsinchu, Taiwan) was one of the originators of the FinFET idea more than a decade ago.
To read the full article, click here
Related Semiconductor IP
- 1.2V SLVS Transceiver in UMC 110nm
- All Digital Fractional-N PLL for Performance Computing in UMC 40LP
- Specialty I2C IO IP, UMC 40nm LP process
- Low-Offset Programmable Gain Amplifier on UMC 55nm
- Low-Speed 40KHz RC oscillator on UMC 55nm
Related News
- Cadence Digital, Custom/Analog Design Flows Certified and Design IP Available for Intel 16 FinFET Process
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- TSMC plans 1.6nm process for 2026
Latest News
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
- Embedded FPGA reaches a new stage of industrial maturity – Menta at Embedded World 2026