TSMC Capex to Exceed $10B in FinFET Ramp-Up
Alan Patterson, EETimes
10/16/2014 09:30 AM EDT
“Progress is much better than our original plan,” TSMC co-CEO C.C. Wei said at an investor conference to announce the company’s third-quarter 2014 earnings. “Sixteen-nanometer has achieved the best technology and maturity compared to all TSMC’s previous nodes.”
To read the full article, click here
Related Semiconductor IP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
Related News
- Samsung Electronics on Track for 10nm FinFET Process Technology Production Ramp-up
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Silicon Logic Engineering Launches ASICBlaster Chip Design Services Solution to Facilitate Semiconductor Industry Ramp-Up
- Monterey Design And Artisan Components To Deliver Integrated Solution To Help Reduce Ramp-Up Time For Advanced Processes
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI