TSMC and ASML Reach Agreement to Develop Next Generation Lithography Technologies as an Extension of Long-Term Partnership
Hsinchu, Taiwan, R.O.C. – August 5, 2012 – TSMC today announced it has joined ASML Holding N.V. Customer Co-Investment Program, aimed at accelerating the development and industrialization of key next-generation semiconductor manufacturing technologies, which include extreme ultraviolet (EUV) lithography technology and 450-millimeter lithography tools. The agreement includes an investment amount of 838 million euros in ASML to acquire a 5% of its equity; and to commit 276 million euros, spread over 5 years, to ASML’s research and development programs.
“One of the biggest challenges facing IC scaling today is how to effectively control the escalating wafer manufacturing cost,” said Shang-yi Chiang, TSMC’s Executive Vice President and Co-Chief Operating Officer. “We are confident that the additional funding for ASML’s research and development programs will help secure and accelerate EUV development activities, in parallel with the necessary focus on improved performance of existing optical lithography tools and speed up the deployment of new technologies for 450-millimeter wafers. This effort will help the industry control wafer cost, and therefore protect the economic viability of Moore’s Law.”
“We welcome TSMC to our Customer Co-Investment Program announced on July 9, 2012. The objective of the Co-Investment program is to secure and accelerate key lithography technologies. These technologies will benefit the entire industry and are not restricted to our Co-Investment partners,” said Eric Meurice, Chief Executive Officer of ASML.
This agreement to develop key next generation lithography technologies is a natural extension of the long-term partnership between ASML and TSMC. ASML and TSMC collaborated successfully in the development of the 193-nanometer immersion lithography, and hope to help lead the industry again in the development of next generation lithography.
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- Cadence Delivers Foundry-Enabled In-Design and Signoff Lithography Simulation Integration with ASML
- Infineon and UMC Extend Automotive Partnership with Long-Term Agreement for 40nm eNVM Microcontroller Production
- Raspberry Pi Receives Strategic Investment from Arm, Further Extending Long-Term Partnership
- TSMC shuns high-NA EUV lithography
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs