Alvand Technologies Analog IP Portfolio Availability in TSMC’s 28nm Process
Santa Clara, California -- January 5, 2012 --Alvand Technologies, Inc. (http://www.alvandtech.com) a leading analog and mixed signal IP provider, today announced that it is offering its ADC, DAC, MIMO and Video AFE Designs in High Performance (HP) and High Performance Mobile (HPM) of Analog IP in TSMC’s 28nm process node. The design kits are available on request for customer integration.
The Alvand analog IP portfolio includes 10, 12 and 14-bit data converters that operate at 250 MSps, 500 MSps and 1GSps. The ADC and DAC designs are optimized for low power and minimal die area.
Alvand's MIMO and VAFE subsystem IPs are now available in TSMC's 28nm processes. The Wireless MIMO AFE IP includes two 12-bit ADC cores, two 12-bit DAC cores, one 10-bit auxiliary ADC, one 10-bit auxiliary DAC and a low-jitter PLL. These IP cores are designed for extreme low-power operation.
These IP’s are the latest addition to the existing portfolio of silicon proven MIMO AFE, Video AFE and high performance data converter IPs across multiple nodes and in mass production.
About Alvand Technologies
Alvand Technologies offers best-in-class (ADC/DAC) and Analog Front End technologies in advanced deep-submicron manufacturing, available in 28nm, 40nm, 65nm, 90nm, 130nm and 180nm process nodes at TSMC, UMC and GLOBALFOUNDRIES. Alvand's wireless MIMO and Video AFE IP cores have been licensed in over 20 products currently in mass production. Alvand Technologies is privately held and is located in Santa Clara, California. For more information visit us at http://www.alvandtech.com
Related Semiconductor IP
- 1.8V/3.3V Switchable GPIO with I2C, HDMI, LVDS, ESD & Analog in TSMC 28nm
- 30mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm
- 40mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm
- 10mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm
- Real-Time-Clock Analog, Include 32K XOSC, Capaless LDO, POR, VDT - TSMC 28nm
Related News
- Agile Analog announces deal with tier 1 US customer for agileSecure anti-tamper IP on TSMC N4P
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
- Siemens' Analog FastSPICE certified for UMC's 28nm HPCᵁ+ process technology
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
Latest News
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- Caspia Launches New RTL Security Analyzer Enabling Agentic Silicon Security Verification
- Europe’s stealth leading-edge process technology
- Combined CapEx of Top Eight CSPs to Exceed $710 Billion in 2026; Google Leads ASIC Deployment with TPUs
- UMC Announces Key Changes in Executive Leadership