SMIC and Synopsys Extend 40nm Low Power Capabilities with Reference Flow 5.0
MOUNTAIN VIEW, Calif. and SHANGHAI, June 26, 2012 -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, and Semiconductor Manufacturing International Corporation ("SMIC"; NYSE: SMI; SEHK: 981), one of the leading semiconductor foundries in the world, today announced availability of version 5.0 of their 40-nanometer (nm) RTL-to-GDSII reference design flow. This production-proven flow incorporates a broad range of automated low power and high-performance capabilities through Synopsys' entire tool suite, giving SMIC customers the differentiated performance and power results needed in today's chip designs.
The reference flow is the result of collaboration between SMIC and Synopsys Professional Services, leveraging Synopsys' experience and expertise in advanced chip design methodologies. The reference flow features new high-performance design techniques, including automated clock mesh synthesis, to increase performance and responsiveness of a system on chip (SoC), plus a gate array engineering change order (ECO) flow that allows a designer to quickly achieve design closure without having to start from scratch with a redesign. The reference flow also includes support for low power techniques such as power-aware clock tree synthesis, power gating and physical optimization, driven by the IEEE 1801 low power design intent standard.
"Designers require a reference flow that addresses both high-performance and low power requirements," said Tianshen Tang, SMIC's vice president of design service. "With the release of SMIC-Synopsys Reference Flow 5.0, we are enabling IC designers to accelerate their designs into manufacturing through the combination of SMIC's 40nm process technology and Synopsys' technology-leading design solutions."
"Customers are looking for tools and methodologies that allow them to deliver designs that meet their unique performance goals and requirements," said Rich Goldman, vice president of corporate marketing and strategic alliances at Synopsys. "Through our collaboration with SMIC, we are able to provide our mutual customers a proven reference flow and immediate access to both high-performance and low power design solutions tailored for SMIC's 40-nanometer low power process."
Availability
The SMIC-Synopsys Reference Flow 5.0 is available now. For more information, please visit http://www.smics.com/eng/design/reference_flows.php, or contact your SMIC account manager for details.
About SMIC
Semiconductor Manufacturing International Corporation ("SMIC"; NYSE: SMI; SEHK: 981) is one of the leading semiconductor foundries in the world and the largest and most advanced foundry in Mainland China, providing integrated circuit (IC) foundry and technology services at 0.35-micron to 40-nanometer. Headquartered in Shanghai, China, SMIC has a 300mm wafer fabrication facility (fab) and three 200mm wafer fabs in its Shanghai mega-fab, two 300mm wafer fabs in its Beijing mega-fab, a 200mm wafer fab in Tianjin, and a 200mm fab under construction in Shenzhen. SMIC also has customer service and marketing offices in the U.S., Europe, Japan, and Taiwan, and a representative office in Hong Kong. In addition, SMIC manages and operates a 300mm wafer fab in Wuhan owned by Wuhan Xinxin Semiconductor Manufacturing Corporation.
For more information, please visit www.smics.com.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
Related Semiconductor IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- NVM FTP Trim SMIC 180nm G 3.3V
- NVM FTP Trim SMIC 110 G 3.3V
- MIPI RX PHY on SMIC 28nm
- MIPI RX controller on SMIC 28nm
Related News
- Cadence and SMIC Collaborate on Delivery of Low-Power 28nm Digital Design Reference Flow
- SMIC and Synopsys Deliver 28-nm HKMG Low-Power Reference Flow
- Synopsys and TSMC Advance Analog Design Migration with Reference Flow Across Advanced TSMC Processes
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs