Siemens Joins the CHERI Alliance: a United Front for Cutting-Edge Cybersecurity
Cambridge, UK – September 8, 2025 – The CHERI Alliance announces that the Electronic Design Automation segment of Siemens Digital Industries Software has joined the non-profit organisation as a member to promote and enable a new level of cybersecurity in the EDA industry. This collaboration marks a significant milestone in CHERI’s mission to advance technological innovations and bolster security measures in the digital landscape.
The CHERI Alliance is a global consortium that unites a diverse range of members, including companies of all sizes, academic institutions, individuals, government entities and industrial associations. Together, they are dedicated to promoting and enabling the adoption of Capability Hardware Enhanced RISC Instructions (CHERI) technology. This open innovative technology offers a groundbreaking, hardware-enforced solution to prevent memory safety vulnerabilities, which are at the heart of most cyberattacks.
Siemens’ extensive expertise and innovative capabilities will greatly enhance the collective efforts of the community to create safer and more efficient technological solutions and help accelerate adoption of the CHERI technology in all processing systems.
Abhi Kolpekwar, VP and GM of Digital Verification Technologies at Siemens Digital Industries Software, stated, “Joining the CHERI Alliance is an exciting opportunity for Siemens to harness cutting-edge advancements in cybersecurity. We are eager to collaborate with other leading organizations within the alliance to drive the adoption of CHERI technology across industries. This transition from groundbreaking research to practical industry applications is set to boost the standards of secure and efficient computing.”
“We are thrilled to welcome Siemens on board,” said Mike Eftimakis, Founding Director of the CHERI Alliance. “Their industry expertise, global reach and innovative approach will be invaluable as we help developers adopt CHERI technology. Developed through 15 years of pioneering research, this technology is now ready for integration into industry applications to significantly enhance their cybersecurity.”
This collaboration underscores a shared commitment to enhancing cybersecurity through innovative technology. The CHERI Alliance operates through a dynamic collaborative model, driven by dedicated working groups. These groups play a crucial role in raising awareness about the benefits of CHERI technology and providing essential recommendations, tools, open-source software, and comprehensive documentation. This support accelerates product development and empowers developers, fostering a robust ecosystem for the widespread adoption of CHERI.
For more information about the CHERI Alliance and its initiatives, please visit the CHERI Alliance Website.
Related Semiconductor IP
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
Related News
- Wind River Joins the CHERI Alliance and Collaborates with Innovate UK to Accelerate Cybersecurity Innovation
- BT Group Joins the CHERI Alliance to Advance Cybersecurity Innovation
- Amid rising cyber threats, EnSilica joins the CHERI Alliance to enable safe & secure silicon
- CEVA Joins Intel Foundry Services Accelerator IP Alliance Program to Empower Cutting-Edge SoCs
Latest News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory