Amid rising cyber threats, EnSilica joins the CHERI Alliance to enable safe & secure silicon
Oxford UK – February 10, 2026 – EnSilica, a leading provider of mixed-signal ASICs (Application-Specific Integrated Circuits), today announced that it has joined the CHERI Alliance. In a world facing an explosion of cyber threats, this collaboration will accelerate the adoption of a technology that could eliminate more than 70% of current vulnerabilities.
The Power of CHERI Technology
CHERI (Capability Hardware Enhanced RISC Instructions) is an open technology that fundamentally strengthens systems’ security by preventing memory corruption and unauthorized code execution—two of the most pervasive threats in modern computing.
CHERI introduces memory protection and compartmentalization directly into hardware, enabling strong security by design, while keeping the same level of performance and power-consumption – a critical factor for battery-operated systems.
With security built into chips, CHERI enables existing software to be made more secure, without the need to redevelop it.
The Role of the CHERI Alliance
The CHERI Alliance is a catalyst for industry-wide adoption, bringing industrial members like Google, Codasip, lowRISC, Siemens or Verisilicon together with researchers from SRI, the University of Cambridge, or many other universities, and government organisations. The Alliance bridges the gap between research and commercial deployment, ensuring CHERI is accessible to hardware designers, software developers, and system integrators.
Like other members of the CHERI Alliance, EnSilica will benefit from collaborating in working groups, sharing experience, and networking with new partners including potential customers. Their focus on CHERI-enabled ASICs will be complemented by software and tools developed by the ecosystem, enabling a fast development of end products.
Explore RISC-V IP
A Shared Vision for Secure Hardware
EnSilica is developing safe and secure chips and it will leverage its expertise to produce CHERI-enabled ASICs, enabling customers to build systems that are secure by design. This partnership reflects a shared commitment to making CHERI the gold standard for hardware security.
“The CHERI Alliance exists to build an ecosystem that turns groundbreaking research into real-world impact,” said Mike Eftimakis, Founding Director at the CHERI Alliance. “As soon as next year, regulators will ban insecure devices, and product manufacturers will rush to integrate security by design. EnSilica and our members will enable CHERI-enabled products that meet security requirements.”
“Security is a cornerstone of modern computing, and CHERI represents a paradigm shift in how we achieve it,” said Ian Lankshear, Chief Executive Officer of EnSilica. “Joining the Alliance allows us to collaborate with the brightest minds in the industry and deliver CHERI’s benefits to our customers at scale.”
By joining the CHERI Alliance, EnSilica helps drive hardware‑based security into the mainstream.
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- Initial members join CHERI Alliance to drive adoption of memory safety and scalable software compartmentalization
- EnSilica joins TSMC Design Center Alliance
- CHERI Alliance Officially Launches, Adds Major Partners including Google, to Tackle Cybersecurity Threats at the Hardware Level
- CHERI Protects Memory at the Hardware Level
Latest News
- TES offers a programmable precision DC voltage amplifier IP for X-FAB’s XT018 technology
- Amid rising cyber threats, EnSilica joins the CHERI Alliance to enable safe & secure silicon
- TSMC 3-nm Upgrade in Japan to Catch up With Demand
- Imagination Technologies appoints Markus Mosen as Chief Executive Officer
- Barcelona Zettascale Lab advances European technological sovereignty as Cinco Ranch TC1 chip passes validation