Silicon Library Inc. develops SD UHS-II PHY MACRO
August 20, 2010 -- Silicon Library Inc. develops SD UHS-II PHY Macro. SLI ZRSLSIPSDUHS2PHY is PHY IP solution for UHS-II interface that SD Association is working on the standardization as the new ultra high speed interface for both SDHC and SDXC.
By using SLI's unique SerDes technology, ZRSLSIPSDUHS2PHY achieves 300MB/s that is the maximum speed for UHS-II with the low power consumption.
This PHY IP can be applied to both the device and host sides including SDIO and hence it can be utilized for SOCs for various applications including SD cards, digital cameras, digital videos, digital TVs, media players and personal computers.
Related Semiconductor IP
- SerDes
- High-Speed LVDS (SERDES) Transceiver
- Combo SerDes
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- 16Gbps SerDes IP on TSMC 12nm
Related News
- Enhance your SD Card experience by integrating SD 4.1 UHS-II PHY IP Core to achieve Ultra High Speeds
- Arasan Chip Systems Announces Successful InterOp Testing of SD 4.1 and UHS-II Total IP Solution
- Arasan Announces Advanced Process Nodes for High Performance SD Card UHS-II Physical Layer Interface
- Arasan Announces SD Card UHS-II PHY IP for 12nm SoC Designs
Latest News
- Electronics Monitoring Leader proteanTecs Raises $51M in Series D Funding
- Jmem Tek has achieved NIST CAVP certification, with ASCON algorithm implementation, and will be showcased at SEMICON Taiwan.
- Cadence Expands Digital Twin Platform Library with NVIDIA DGX SuperPOD Model to Accelerate AI Data Center Deployment and Operations
- eMemory’s subsidiary, PUFsecurity, and Carota Form Strategic Alliance to Secure OTA Updates for the Software-Defined Era
- Intel Announces Key Leadership Appointments to Accelerate Innovation and Strengthen Execution