Silicon Library Inc. develops SD UHS-II PHY MACRO
August 20, 2010 -- Silicon Library Inc. develops SD UHS-II PHY Macro. SLI ZRSLSIPSDUHS2PHY is PHY IP solution for UHS-II interface that SD Association is working on the standardization as the new ultra high speed interface for both SDHC and SDXC.
By using SLI's unique SerDes technology, ZRSLSIPSDUHS2PHY achieves 300MB/s that is the maximum speed for UHS-II with the low power consumption.
This PHY IP can be applied to both the device and host sides including SDIO and hence it can be utilized for SOCs for various applications including SD cards, digital cameras, digital videos, digital TVs, media players and personal computers.
Related Semiconductor IP
- SerDes
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- 100G SerDes PAM4 PHY
- 32Gbps SerDes PHY in GF 22nm
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
Related News
- Enhance your SD Card experience by integrating SD 4.1 UHS-II PHY IP Core to achieve Ultra High Speeds
- Arasan Chip Systems Announces Successful InterOp Testing of SD 4.1 and UHS-II Total IP Solution
- Arasan Announces Advanced Process Nodes for High Performance SD Card UHS-II Physical Layer Interface
- Arasan Announces SD Card UHS-II PHY IP for 12nm SoC Designs
Latest News
- Siemens accelerates integrated circuit design and verification with agentic AI in Questa One
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors