SD/eMMC Host and Device Controller IP Cores including matching PHYs with high performance, and high storage capacity available for license to secure your removable and embedded storage
August 1, 2022. – T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s JEDEC standard SD/eMMC Host and Device Controllers with Matching PHY IP Cores which are silicon proven in major Fabs and Nodes and has been in Production in multiple chipsets with High storage capability making it a viable solution to integrate and implement in a varied range of applications.
SD/eMMC v5.1 Host & Device IP Cores are an embedded non-volatile memory system, comprised of both flash memory and a flash memory controller, which implements the Host and Device Controller IPs with high-speed processing power by complementing each core and makes the interface design with the Physical layer a lot less complex. This exempts Product developers from the hassle of integration, following to a diminished time-to-market.
Our SD/eMMC Host & Device Controllers and PHY IP Cores are specially designed for the eMMC v5.1 to augment its storage with SD v5.1 features to address the increasing storage needs of mobile, consumer, IoT and automotive applications. The eMMC 5.1 is compliant with JEDEC Standard JESD84-B51 and the Secure Digital (SD) part supports SD5.1 and later specifications (Class 1, Video Speed Performance) allowing the selection of either SD or SPI mode. To store and transfer data securely, the SD/eMMC IP Cores provide both data write protection and password protection. The multiple bus-width feature allows Host and Device design flexibility and higher data transfer bandwidth.
The SD/eMMC Host & Device Controllers with matching PHY IP Cores supports High-Speed Dual Data Rate transfer (52MHz), Single date rate transfer (200MHz) for eMMC and Default Speed mode (25 MHz, up to 12.5 MB/sec), High Speed mode (50 MHz, up to 25 MB/sec) for SD. The SD/eMMC IP Cores boasts low cost, low power and comparably low area making it feasible for portable and space-constrained products.
SD/eMMC Host & Device Controllers and PHY IP cores have been used in semiconductor industry’s Cellular Electronics, IoT Sensors, Navigational systems, Consumer electronics, handheld computers, and other industrial uses…
In addition to SD/eMMC IP Cores, T2M ‘s broad silicon Interface IP Core Portfolio includes USB, HDMI, Display Port, MIPI (CSI, DSI, UniPro, UFS, Soundwire, I3C), PCIe, DDR, 10/100/1000 Ethernet, V-by-One, programmable SerDes, OnFi and many more, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.
Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo
About T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- USB 4.0 Host and Device Controller IP Cores unleashing the Power of High-Speed Connectivity with tunnelling of Display Port and PCIe is now available for Licensing
- USB 3.1 Device & Host Controller IP Cores with highly configurable design for Superspeed data transfers in all kinds of advanced SoCs is available for immediate licensing
- Arasan Announces immediate availability of its I3C Host / Device Dual Role Controller IP
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications