Samsung fab cobbling IP offerings for data-intensive SoCs
By Majeed Ahmad, EDN (June 15, 2023)
Samsung Foundry is on the offense, this time by cobbling IP partnerships to help design engineers build complex system-on-chips (SoCs) for multiple process generations. A broad portfolio of IPs on Samsung’s fab platforms is also expected to help accelerate silicon success in highly demanding SoC designs for artificial intelligence (AI), automotive, high-performance computing (HPC), networking, and storage applications.
These announcements are significant amid the flurry of collaboration activities on the part of Intel Foundry Services (IFS), which has also been in the news for its PowerVia breakthrough, the first backside power delivery mechanism for 2-nm chips, which Intel is expected to make available next year ahead of archrivals TSMC and Samsung Foundry. All the while, TSMC has been going as strong as ever, both on semiconductor manufacturing technology and IP ecosystem frontiers.
To read the full article, click here
Related Semiconductor IP
- High Bandwidth Memory 3 (HBM3/3E) IP optimized for Samsung SF4X
- Wide Range Programmable Integer PLL on Samsung 14LPP
- Temperature Sensor on Samsung 14LPE
- PVT Sensor on Samsung 5LPE
- PVT Sensor on Samsung 14LPP-Samsung
Related News
- Synopsys Delivers Industry's First Compute Express Link (CXL) IP Solution for Breakthrough Performance in Data-Intensive SoCs
- Samsung Foundry and Synopsys Collaborate to Accelerate Time to ISO 26262 Compliance for Automotive SoCs
- Samsung Selects Texas as Site for $17 Billion Fab
- Synopsys Delivers Higher Productivity and Quality for Advanced-Node 5G/6G SoCs on Samsung Foundry's Low-Power Process
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale