Real Intent and Calypto Partner to Offer Best-in-Class Integrated Tool Flow for RTL Power Optimization and Sign-Off
Sunnyvale, CA – May 26, 2011 – Real Intent Inc., the leading provider of software products that accelerate Advanced Sign-Off Verification of electronic designs, and Calypto Design Systems, the leader in Sequential Analysis Technology, today announced that the companies are partnering to offer customers a seamless and interoperable flow between Real Intent’s Meridian™ CDC and Ascent™ Lint products for Register Transfer Level (RTL) sign-off and Calypto’s PowerPro® Platform for RTL power analysis and optimization. The integration combines the Electronic Design Automation (EDA) industry’s leading tools for RTL power optimization and RTL sign-off into a flow that minimizes setup and delivers superior quality of results.
The integration between Real Intent and Calypto products streamlines the flow between Real Intent’s RTL analysis and sign-off products and Calypto’s PowerPro Platform for RTL power optimization. Users of both toolsets can launch Ascent Lint and Meridian CDC solutions from within PowerPro to lint and verify Clock Domain Crossing (CDC) on a design prior to optimization. Real Intent’s products will generate the design environment files for PowerPro, making setup a one-time step for the combined tool flow. After power optimization, an Ascent Lint “diff” report shows incremental changes in the RTL with respect to the customer’s rule set, while Meridian CDC ensures that the design’s CDCs remain verified after the insertion of clock-gating logic.
“In conversations with joint customers, we have heard that our users regard tools from Real Intent and Calypto to represent the best solutions in their class, presenting a great opportunity to combine our tools into a powerful flow,” said Prakash Narain, president and CEO of Real Intent, Inc. “Our toolsets are highly complementary, and together form a solution that easily beats broader product offerings from larger vendors. We see this as an opportunity for users to upgrade their RTL power optimization and sign-off tools while enjoying the benefits of an integrated solution.”
“Partnering with Real Intent enables Calypto to offer our customers a powerful solution that produces high-quality, power-optimized RTL designs coupled with comprehensive RTL sign-off,” stated Doug Aitelli, CEO of Calypto. “This is only the first step in the partnership between the two companies, and we will continue to work with Real Intent and our customers to provide leading edge solutions for RTL design and sign-off.
See Demonstrations at the Design Automation Conference (DAC) 2011 in San Diego
Demonstrations of the joint flow are available during exhibit hours, Monday through Wednesday, 9:00 AM to 6:00 PM, at Calypto’s DAC booth #2012, San Diego Convention Center. To register for a demo click here.
About Calypto Design Systems
Founded in 2002, Calypto Design Systems, Inc. empowers designers to create high quality, low-power electronic systems by providing best-in-class RTL power optimization and functional verification software, based on its patented sequential analysis technology. Calypto, whose customers include Fortune 500 companies worldwide, is a member of the Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst program and the Mentor Graphics OpenDoor program. Calypto has offices in Europe, India, Japan and North America. Corporate headquarters is located at: 2933 Bunker Hill Lane, Suite 202, Santa Clara, Calif. 95054. Telephone: (408) 850- 2300. More information can be found at: www.calypto.com.
About Real Intent
Real Intent is the leading provider of software products that accelerate Advanced Sign-Off Verification of electronic designs. The company provides comprehensive solutions for ensuring synchronization of communications between on-chip intellectual property (IP) cores, as well as detecting and eliminating potential complex failure modes of today’s highly integrated Systems-on-Chips (SoCs). Real Intent’s products lead the market in high performance, capacity, report accuracy and comprehensiveness, enabling fast and complete sign-off verification. For more information, please visit www.realintent.com.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Calypto's Catapult Integrates with Real Intent's Ascent Lint for Reliable RTL Implementation Flow
- Calypto Extends Industry Lead in RTL Power Optimization
- Real Intent Delivers Next Release of Meridian Constraints for Advanced Sign-off of SoC Designs
- Real Intent Delivers Major Innovation in Clock Domain Crossing Sign-off of SoC Designs
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations