Ricoh Adopts Mentor Graphics LBISTArchitect for Logic BIST
TOKYO, Japan, April 17, 2002 - Mentor Graphics Corporation (Nasdaq: MENT) today announced that Ricoh has adopted its logic built-in-self-test (BIST) solution LBISTArchitect⢠tool. By using the LBISTArchitect tool, Ricoh has developed a design flow for System-on-Chip (SoC) logic that eliminates external stored patterns for increased test efficiency and enhances the overall quality of the design.
"We are convinced of the value in using a full scan approach for logic circuit test and view logic BIST as the next step to help us eliminate stored patterns." said Takamitsu Yamada, CAD Engineering Section, Imaging System LSI Development Center, at Ricoh Co., Ltd. "As the number of transistors per chip grows, pattern volume increases and becomes a bottleneck in circuit design. We have found the BIST approach to be successful in solving this problem."
Prior to using logic BIST, Ricoh established a BIST design flow for embedded memories using the Mentor Graphics® MBISTArchitect⢠tool. In addition to using LBISTArchitect Ricoh also uses other Mentor solutions in their Design-for-Test (DFT) flow including the DFT-Advisor⢠tool for scan insertion and the FastScan⢠automatic test pattern generation tool.
"As a DFT partner, Mentor Graphics has greatly contributed to our efficient test flows. Using the LBISTArchitect tool, we eliminated stored patterns and maintained product quality. We see product quality benefits from increased detection of speed-related defects and the full JTAG control enables a board component diagnosis solution," said Zenji Oka, manager of CAD Engineering Section, Imaging System LSI Development Center, at Ricoh Co., Ltd.
"We are proud that Ricoh succeeded in logic BIST as the result of our DFT strategy," said Pat Williams, president of Mentor Graphics Japan. "We have been strengthening our DFT solutions for several years with the goal of providing dramatic cost reductions as well as productivity and quality improvements to our customers. LBISTArchitect delivers innovative technology for low-intrusion high-quality test approach."
LBISTArchitect contains patented BIST-ReadySM technology that ensures very high fault coverage without timing, routing and power dissipation overhead traditionally seen in BIST. The product's patented multiphase test point insertion MTPISM technology increases a design's fault coverage while adding control and observe points to test any logic resistant to random patterns. The MTPI technology ensures test points are not added to either timing critical areas or paths within the design. The tool's design rules checks can run at any stage of the design and test process, and combined with the parameterizable BIST controller, ensures that the BIST implementation can handle engineering change orders (ECOs) without the need for re-synthesis.
The board-level component test offered by LBISTArchitect enables manufacturers to efficiently diagnose failing printed circuit boards. Logic BIST technology can be used to identify the failing devices on the boards, allowing users to replace only the defective parts rather than the entire board, save tremendous amounts of time and money and maintain board manufacturing quality.
About Ricoh
Ricoh Company, Ltd. is one of the world's leading suppliers of office automation equipment and PC peripheral products, such as copiers, printers, facsimile machines, document software and CD-RW/DVD+RW drives. Its Electronic Devices Company has a strong point in analog devices for Power Management ICs, and digital devices for Image Processing. Ricoh Company Ltd. is a global company and its products are used as requisite for information technology all over the world. Telephone: +81 3 3479 3111. Web site: http://www.ricoh.co.jp/.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of more than $600 million and employs approximately 3,100 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
###
| For more information, please contact: | |
| Leanne White Mentor Graphics 503.685.1984 leanne_white@mentor.com | Masayoshi Suzuki Mentor Graphics Japan +81 3 5488 3035 masayoshi_suzuki@mentor.com |
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Mentor Graphics, Northwest Logic, and Krivi Semiconductor Announce Availability of Complete DDR4 SDRAM IP Design and Verification Solution
- Mentor Graphics expands formal verification's reach with new cross-platform GUI and apps for sequential logic equivalence checking and CDC gate-level analysis
- Mentor Graphics Announces New Verification IP for PCIe 4.0
- Mentor Graphics Acquires Flexras Technologies
Latest News
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors
- Breker Verification Systems and Moores Lab AI Partner to Create First AI-Driven SoC Verification Solution